Home
last modified time | relevance | path

Searched full:core0 (Results 1 – 25 of 97) sorted by relevance

1234

/linux/arch/powerpc/boot/dts/fsl/
H A Dp1020rdb-pc_camp_core0.dts3 * P1020 RDB-PC Core0 Device Tree Source in CAMP mode.
7 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
10 * Please note to add "-b 0" for core0's dts compiling.
H A Dmpc8572ds_camp_core0.dts3 * MPC8572 DS Core0 Device Tree Source in CAMP mode.
7 * This dts file allows core0 to have memory, l2, i2c, dma1, global-util, eth0,
/linux/Documentation/devicetree/bindings/media/
H A Dqcom,sdm845-venus.yaml38 video-core0:
93 - video-core0
116 video-core0 {
/linux/arch/arm64/boot/dts/amd/
H A Delba-16core.dtsi13 core0 { cpu = <&cpu0>; };
20 core0 { cpu = <&cpu4>; };
27 core0 { cpu = <&cpu8>; };
34 core0 { cpu = <&cpu12>; };
H A Damd-seattle-cpus.dtsi10 core0 {
18 core0 {
26 core0 {
34 core0 {
/linux/arch/arm/boot/dts/intel/axm/
H A Daxm5516-cpus.dtsi15 core0 {
29 core0 {
43 core0 {
57 core0 {
/linux/arch/arm64/boot/dts/hisilicon/
H A Dhip05.dtsi27 core0 {
41 core0 {
55 core0 {
69 core0 {
H A Dhip07.dtsi27 core0 {
42 core0 {
57 core0 {
72 core0 {
87 core0 {
102 core0 {
117 core0 {
132 core0 {
147 core0 {
162 core0 {
[all …]
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am654.dtsi16 core0 {
26 core0 {
H A Dk3-j784s4.dtsi22 core0 {
40 core0 {
H A Dk3-j7200.dtsi28 core0 {
146 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
H A Dk3-j721s2.dtsi32 core0 {
153 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
H A Dk3-j721e.dtsi28 core0 {
159 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
H A Dk3-am642.dtsi19 core0 {
/linux/arch/arm64/boot/dts/apple/
H A Dt6002.dtsi29 core0 {
38 core0 {
53 core0 {
H A Dt600x-common.dtsi24 core0 {
33 core0 {
48 core0 {
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5422-cpus.dtsi26 core0 {
41 core0 {
H A Dexynos5420-cpus.dtsi27 core0 {
42 core0 {
/linux/Documentation/devicetree/bindings/remoteproc/
H A Dti,k3-r5f-rproc.yaml21 called "Single-CPU" mode, where only Core0 is used, but with ability to use
144 # The following properties are mandatory for R5F Core0 in both LockStep and Split
296 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
/linux/drivers/hwmon/
H A Dk8temp.c172 scfg &= ~(SEL_PLACE | SEL_CORE); /* Select sensor 0, core0 */ in k8temp_probe()
188 scfg &= ~SEL_CORE; /* Select sensor 1, core0 */ in k8temp_probe()
/linux/arch/arm/boot/dts/hisilicon/
H A Dhip04.dtsi31 core0 {
45 core0 {
59 core0 {
73 core0 {
/linux/arch/arm/boot/dts/mediatek/
H A Dmt8135.dtsi22 core0 {
31 core0 {
/linux/arch/riscv/boot/dts/sophgo/
H A Dsg2044-cpus.dtsi2322 core0 {
2340 core0 {
2358 core0 {
2376 core0 {
2394 core0 {
2412 core0 {
2430 core0 {
2448 core0 {
2466 core0 {
2484 core0 {
[all …]
/linux/arch/arm64/boot/dts/arm/
H A Djuno-r1.dts42 core0 {
51 core0 {
/linux/Documentation/devicetree/bindings/opp/
H A Dopp-v2-kryo-cpu.yaml187 core0 {
197 core0 {

1234