Home
last modified time | relevance | path

Searched +full:continuous +full:- +full:voltage (Results 1 – 25 of 36) sorted by relevance

12

/linux/Documentation/devicetree/bindings/regulator/
H A Dpwm-regulator.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/regulator/pwm-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Brian Norris <briannorris@chromium.org>
11 - Lee Jones <lee@kernel.org>
12 - Alexandre Courbot <acourbot@nvidia.com>
17 Voltage Table:
18 When in this mode, a voltage table (See below) of predefined voltage <=>
19 duty-cycle values must be provided via DT. Limitations are that the
[all …]
H A Drichtek,rt5739.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Richtek RT5739 Step-Down Buck Converter
10 - ChiYuan Huang <cy_huang@richtek.com>
13 The RT5739 is a step-down switching buck converter that can deliver the
14 programmable output voltage from 300mV to 1300mV with wide input voltage
15 supply of 2.5V to 5.5V. It can provide up to 3.5A continuous current
19 - $ref: regulator.yaml#
24 - richtek,rt5733
[all …]
/linux/drivers/regulator/
H A Dpwm-regulator.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2014 - STMicroelectronics Inc.
31 /* Voltage table */
34 /* Continuous mode info */
35 struct pwm_continuous_reg_data continuous; member
52 * Voltage table call-backs
61 pwm_get_state(drvdata->pwm, &pwm_state); in pwm_regulator_init_state()
64 for (i = 0; i < rdev->desc->n_voltages; i++) { in pwm_regulator_init_state()
65 if (dutycycle == drvdata->duty_cycle_table[i].dutycycle) { in pwm_regulator_init_state()
66 drvdata->state = i; in pwm_regulator_init_state()
[all …]
/linux/Documentation/devicetree/bindings/hwmon/
H A Dti,ina3221.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Texas Instruments INA3221 Current and Voltage Monitor
10 - Jean Delvare <jdelvare@suse.com>
11 - Guenter Roeck <linux@roeck-us.net>
20 ti,single-shot:
22 This chip has two power modes: single-shot (chip takes one measurement
23 and then shuts itself down) and continuous (chip takes continuous
24 measurements). The continuous mode is more reliable and suitable for
[all …]
/linux/Documentation/devicetree/bindings/iio/adc/
H A Daspeed,ast2600-adc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/aspeed,ast2600-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Billy Tsai <billy_tsai@aspeedtech.com>
13 • 10-bits resolution for 16 voltage channels.
14 • The device split into two individual engine and each contains 8 voltage
16 • Channel scanning can be non-continuous.
21 • Built-in a compensating method.
22 • Built-in a register to trim internal reference voltage.
[all …]
H A Dst,stm32-adc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/st,stm32-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 STM32 ADC is a successive approximation analog-to-digital converter.
12 in single, continuous, scan or discontinuous mode. Result of the ADC is
13 stored in a left-aligned or right-aligned 32-bit data register.
17 voltage goes beyond the user-defined, higher or lower thresholds.
22 - Fabrice Gasnier <fabrice.gasnier@foss.st.com>
27 - st,stm32f4-adc-core
[all …]
/linux/arch/arm/mach-omap2/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
160 bool "AVS(Adaptive Voltage Scaling) support for OMAP IP versions 1&2"
164 Say Y to enable AVS(Adaptive Voltage Scaling)
172 initialized and not enabled. To enable the automatic voltage
187 Class 3 implementation of Smartreflex employs continuous hardware
188 voltage calibration.
195 lost during off-mode entry on HS/EMU devices. This feature
196 requires support from PPA / boot-loader in HS/EMU devices, which
/linux/Documentation/hwmon/
H A Dsysfs-interface.rst5 through the sysfs interface. Since lm-sensors 3.0.0, libsensors is
6 completely chip-independent. It assumes that all the kernel drivers
10 This is a major improvement compared to lm-sensors 2.
22 For this reason, even if we aim at a chip-independent libsensors, it will
37 Up to lm-sensors 3.0.0, libsensors looks for hardware monitoring attributes
38 in the "physical" device directory. Since lm-sensors 3.0.1, attributes found
48 types for sensor chips are "in" (voltage), "temp" (temperature) and
61 to cause an alarm) is chip-dependent.
69 ----------------
76 -------------------------------------------------------------------------
[all …]
/linux/Documentation/ABI/testing/
H A Dsysfs-class-power-twl403012 "continuous" activate mode described as "linear" in
15 when voltage drops.
19 be taken that battery is not over-charged.
/linux/Documentation/devicetree/bindings/input/touchscreen/
H A Dbrcm,iproc-touchscreen.txt4 - compatible: must be "brcm,iproc-touchscreen"
5 - ts_syscon: handler of syscon node defining physical base
9 - clocks: The clock provided by the SOC to driver the tsc
10 - clock-names: name for the clock
11 - interrupts: The touchscreen controller's interrupt
12 - address-cells: Specify the number of u32 entries needed in child nodes.
14 - size-cells: Specify number of u32 entries needed to specify child nodes size
18 - scanning_period: Time between scans. Each step is 1024 us. Valid 1-256.
19 - debounce_timeout: Each step is 512 us. Valid 0-255
20 - settling_timeout: The settling duration (in ms) is the amount of time
[all …]
/linux/drivers/media/dvb-frontends/
H A Dcx24123.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Conexant cx24123/cx24109 - DVB QPSK Satellite demod/tuner driver
7 * Support for KWorld DVB-S 100 by Vadim Catana <skystar@moldova.cc>
9 * Support for CX24123/CX24113-NIM by Patrick Boettcher <pb@linuxtv.org>
26 "(1-9, default:off).");
197 {0x0d, 0x7f}, /* Force driver to shift until the maximum (+-10 MHz) */
198 {0x0e, 0x03}, /* Default non-inverted, FEC 3/4 (default) */
210 {0x2c, 0x00}, /* DiSEqC Message (0x2c - 0x31) */
217 {0x33, 0x00}, /* Interrupts off (0x33 - 0x34) */
229 {0x67, 0x83}, /* Non-DCII symbol clock */
[all …]
/linux/drivers/iio/adc/
H A Dad4170-4.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Analog Devices AD4170-4 ADC driver
6 * Author: Ana-Maria Cusco <ana-maria.cusco@analog.com>
17 #include <linux/clk-provider.h>
81 /* AD4170_CONFIG_A_REG - INTERFACE_CONFIG_A REGISTER */
246 [AD4170_CHAN_SETUP_REG(0) ... AD4170_CHAN_MAP_REG(AD4170_MAX_ADC_CHANNELS - 1)] = 2,
249 * also interleaved but MISC, AFE, FILTER, FILTER_FS, OFFSET are 16-bit
250 * while OFFSET, GAIN are 24-bit registers so we can't init them all to
278 AD4170_REF_BUF_PRE, /* Pre-charge referrence buffer */
283 /* maps adi,positive/negative-reference-buffer property values to enum */
[all …]
H A Dad7192.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright 2011-2015 Analog Devices Inc.
12 #include <linux/clk-provider.h>
36 #define AD7192_REG_COMM 0 /* Communications Register (WO, 8-bit) */
37 #define AD7192_REG_STAT 0 /* Status Register (RO, 8-bit) */
38 #define AD7192_REG_MODE 1 /* Mode Register (RW, 24-bit */
39 #define AD7192_REG_CONF 2 /* Configuration Register (RW, 24-bit) */
40 #define AD7192_REG_DATA 3 /* Data Register (RO, 24/32-bit) */
41 #define AD7192_REG_ID 4 /* ID Register (RO, 8-bit) */
42 #define AD7192_REG_GPOCON 5 /* GPOCON Register (RO, 8-bit) */
[all …]
H A Dmcp320x.c1 // SPDX-License-Identifier: GPL-2.0-only
14 * ------------
20 * ------------
23 * ------------
72 * struct mcp320x - Microchip SPI ADC instance
81 * @tx_buf: buffer for @transfer[0] (not used on single-channel converters)
116 return -EINVAL; in mcp320x_channel_to_tx_data()
125 if (adc->chip_info->conv_time) { in mcp320x_adc_conversion()
126 ret = spi_sync(adc->spi, &adc->start_conv_msg); in mcp320x_adc_conversion()
130 usleep_range(adc->chip_info->conv_time, in mcp320x_adc_conversion()
[all …]
/linux/drivers/media/pci/ddbridge/
H A Dddbridge.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright (C) 2010-2017 Digital Devices GmbH
50 #define DDBRIDGE_VERSION "0.9.33-integrated"
115 u8 con_clock; /* use a continuous clock */
171 enum fe_sec_voltage voltage; member
175 enum fe_sec_voltage voltage);
283 u32 voltage[4]; member
354 /* ddbridge-core.c */
/linux/drivers/rtc/
H A Drtc-ds1742.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * - nvram size determined from resource
9 * - this ds1742 driver now supports ds1743.
58 void __iomem *ioaddr = pdata->ioaddr_rtc; in ds1742_rtc_set_time()
61 century = bin2bcd((tm->tm_year + 1900) / 100); in ds1742_rtc_set_time()
65 writeb(bin2bcd(tm->tm_year % 100), ioaddr + RTC_YEAR); in ds1742_rtc_set_time()
66 writeb(bin2bcd(tm->tm_mon + 1), ioaddr + RTC_MONTH); in ds1742_rtc_set_time()
67 writeb(bin2bcd(tm->tm_wday) & RTC_DAY_MASK, ioaddr + RTC_DAY); in ds1742_rtc_set_time()
68 writeb(bin2bcd(tm->tm_mday), ioaddr + RTC_DATE); in ds1742_rtc_set_time()
69 writeb(bin2bcd(tm->tm_hour), ioaddr + RTC_HOURS); in ds1742_rtc_set_time()
[all …]
H A Drtc-stk17ta8.c1 // SPDX-License-Identifier: GPL-2.0-only
75 void __iomem *ioaddr = pdata->ioaddr; in stk17ta8_rtc_set_time()
78 flags = readb(pdata->ioaddr + RTC_FLAGS); in stk17ta8_rtc_set_time()
79 writeb(flags | RTC_WRITE, pdata->ioaddr + RTC_FLAGS); in stk17ta8_rtc_set_time()
81 writeb(bin2bcd(tm->tm_year % 100), ioaddr + RTC_YEAR); in stk17ta8_rtc_set_time()
82 writeb(bin2bcd(tm->tm_mon + 1), ioaddr + RTC_MONTH); in stk17ta8_rtc_set_time()
83 writeb(bin2bcd(tm->tm_wday) & RTC_DAY_MASK, ioaddr + RTC_DAY); in stk17ta8_rtc_set_time()
84 writeb(bin2bcd(tm->tm_mday), ioaddr + RTC_DATE); in stk17ta8_rtc_set_time()
85 writeb(bin2bcd(tm->tm_hour), ioaddr + RTC_HOURS); in stk17ta8_rtc_set_time()
86 writeb(bin2bcd(tm->tm_min), ioaddr + RTC_MINUTES); in stk17ta8_rtc_set_time()
[all …]
H A Drtc-ds1553.c1 // SPDX-License-Identifier: GPL-2.0-only
74 void __iomem *ioaddr = pdata->ioaddr; in ds1553_rtc_set_time()
77 century = bin2bcd((tm->tm_year + 1900) / 100); in ds1553_rtc_set_time()
79 writeb(RTC_WRITE, pdata->ioaddr + RTC_CONTROL); in ds1553_rtc_set_time()
81 writeb(bin2bcd(tm->tm_year % 100), ioaddr + RTC_YEAR); in ds1553_rtc_set_time()
82 writeb(bin2bcd(tm->tm_mon + 1), ioaddr + RTC_MONTH); in ds1553_rtc_set_time()
83 writeb(bin2bcd(tm->tm_wday) & RTC_DAY_MASK, ioaddr + RTC_DAY); in ds1553_rtc_set_time()
84 writeb(bin2bcd(tm->tm_mday), ioaddr + RTC_DATE); in ds1553_rtc_set_time()
85 writeb(bin2bcd(tm->tm_hour), ioaddr + RTC_HOURS); in ds1553_rtc_set_time()
86 writeb(bin2bcd(tm->tm_min), ioaddr + RTC_MINUTES); in ds1553_rtc_set_time()
[all …]
/linux/drivers/iio/dac/
H A Dad9739a.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright 2015-2024 Analog Devices Inc.
65 #define AD9739A_FSC_RANGE (AD9739A_FSC_MAX - AD9739A_FSC_MIN + 1)
69 #define AD9739A_DAC_CLK_RANGE (AD9739A_MAX_DAC_CLK - AD9739A_MIN_DAC_CLK + 1)
86 ret = regmap_read(st->regmap, AD9739A_REG_DEC_CNT, &mode); in ad9739a_oper_mode_get()
93 return -EIO; in ad9739a_oper_mode_get()
101 return AD9739A_MIXED_MODE - 1; in ad9739a_oper_mode_get()
113 if (mode == AD9739A_MIXED_MODE - 1) in ad9739a_oper_mode_set()
116 return regmap_update_bits(st->regmap, AD9739A_REG_DEC_CNT, in ad9739a_oper_mode_set()
128 *val = st->sample_rate; in ad9739a_read_raw()
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-skov-reva.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 #include "imx8mp-nominal.dtsi"
6 #include <dt-bindings/leds/common.h>
27 compatible = "pwm-backlight";
28 pinctrl-0 = <&pinctrl_backlight>;
30 power-supply = <&reg_24v>;
31 enable-gpios = <&gpio4 24 GPIO_ACTIVE_HIGH>;
32 brightness-levels = <0 255>;
33 num-interpolated-steps = <17>;
34 default-brightness-level = <8>;
[all …]
/linux/drivers/hwmon/
H A Dina238.c1 // SPDX-License-Identifier: GPL-2.0-only
59 /* 16 sample averaging, 1052us conversion time, continuous mode */
71 * To achieve the best possible dynamic range, the value of the shunt voltage
73 * voltage of 0x7fff = 32,767 uV = 163,785 uV matches the maximum current,
96 #define NUNIT_PER_MUNIT 1000000 /* n[AV] -> m[AV] */
107 bool has_20bit_voltage_current; /* vshunt, vbus and current are 20-bit fields */
111 u16 config_default; /* Power-on default state */
113 u32 bus_voltage_lsb; /* bus voltage LSB, in nV */
124 u32 voltage_lsb[2]; /* shunt, bus voltage LSB, in nV */
194 /* 24-bit register read */ in ina238_read_reg24()
[all …]
/linux/sound/soc/codecs/
H A Dwcd-mbhc-v2.c1 // SPDX-License-Identifier: GPL-2.0-only
2 // Copyright (c) 2015-2021, The Linux Foundation. All rights reserved.
14 #include "wcd-mbhc-v2.h"
76 /* Holds type of Headset - Mono/Stereo */
78 /* Holds mbhc detection method - ADC/Legacy */
85 if (!mbhc->fields[field].reg) in wcd_mbhc_write_field()
88 return snd_soc_component_write_field(mbhc->component, in wcd_mbhc_write_field()
89 mbhc->fields[field].reg, in wcd_mbhc_write_field()
90 mbhc->fields[field].mask, val); in wcd_mbhc_write_field()
95 if (!mbhc->fields[field].reg) in wcd_mbhc_read_field()
[all …]
/linux/Documentation/admin-guide/pm/
H A Dcpufreq.rst1 .. SPDX-License-Identifier: GPL-2.0
19 different clock frequency and voltage configurations, often referred to as
20 Operating Performance Points or P-states (in ACPI terminology). As a rule,
21 the higher the clock frequency and the higher the voltage, the more instructions
23 frequency and the higher the voltage, the more energy is consumed over a unit of
24 time (or the more power is drawn) by the CPU in the given P-state. Therefore
29 as possible and then there is no reason to use any P-states different from the
30 highest one (i.e. the highest-performance frequency/voltage configuration
37 different frequency/voltage configurations or (in the ACPI terminology) to be
38 put into different P-states.
[all …]
/linux/drivers/input/touchscreen/
H A Dbu21029_ts.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2015-2018 Bosch Sicherheitssysteme GmbH
25 * +--------+--------+--------+--------+--------+--------+--------+--------+
27 * +--------+--------+--------+--------+--------+--------+--------+--------+
29 * +--------+--------+--------+--------+--------+--------+--------+--------+
31 * +--------+--------+--------+--------+--------+--------+--------+--------+
33 * +--------+--------+--------+--------+--------+--------+--------+--------+
35 * +--------+--------+--------+--------+--------+--------+--------+--------+
44 * +--------+--------+--------+--------+--------+--------+--------+--------+
46 * +--------+--------+--------+--------+--------+--------+--------+--------+
[all …]
/linux/drivers/power/supply/
H A Dtwl4030_charger.c1 // SPDX-License-Identifier: GPL-2.0-or-later
73 #define TWL4030_ICHGEOC BIT(4) /* Battery current end-of-charge */
92 * If AC (Accessory Charger) voltage exceeds 4.5V (MADC 11)
138 * requested current until target is reached or the voltage
153 static const char *modes[] = { "off", "auto", "continuous" };
207 * CGAIN == 0: ICHG = (BCIICHG * 1.7) / (2^10 - 1) - 0.85
208 * CGAIN == 1: ICHG = (BCIICHG * 3.4) / (2^10 - 1) - 1.7
210 * CGAIN == 0: val * 1.6618 - 0.85 * 1000
211 * CGAIN == 1: (val * 1.6618 - 0.85 * 1000) * 2
219 return (regval * 16618 - 8500 * 1000) / 5; in regval2ua()
[all …]

12