Home
last modified time | relevance | path

Searched full:conf_reg (Results 1 – 25 of 42) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/firmware/
H A Dnxp,imx95-scmi-pinctrl.yaml29 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
40 "conf_reg" indicates the offset of pad configuration register.
/freebsd/sys/dev/iicbus/gpio/
H A Dtca64xx.c102 uint8_t conf_reg; member
244 sc->conf_reg = TCA6416_CONF_REG; in tca64xx_attach()
251 sc->conf_reg = TCA6408_CONF_REG; in tca64xx_attach()
356 addr = TCA64XX_REG_ADDR(pin, sc->conf_reg); in tca64xx_pin_getflags()
390 addr = TCA64XX_REG_ADDR(pin, sc->conf_reg); in tca64xx_pin_setflags()
410 addr = TCA64XX_REG_ADDR(pin, sc->conf_reg); in tca64xx_pin_setflags()
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dfsl,imx8mm-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
46 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx8mn-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
46 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx8mp-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
46 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx8mq-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
46 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx93-pinctrl.yaml38 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
49 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imxrt1050.yaml36 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
47 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imxrt1170.yaml36 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
47 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx8m-pinctrl.yaml39 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
51 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx9-pinctrl.yaml40 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
51 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx7d-pinctrl.yaml44 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
55 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx6ul-pinctrl.yaml40 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
51 "conf_reg" indicates the offset of pad configuration register.
H A Dfsl,imx6sx-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
H A Dfsl,imx6sll-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
H A Dfsl,imx6ul-pinctrl.txt10 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
H A Dfsl,imx7d-pinctrl.txt32 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
H A Dfsl,imx-pinctrl.txt26 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
/freebsd/sys/dev/iicbus/pwm/
H A Dadt746x.c78 int conf_reg; member
307 mode = fan->conf_reg; in adt746x_fan_set_pwm()
374 sc->sc_fans[i].conf_reg = ADT746X_PWM1_CONF; in adt746x_fill_fan_prop()
377 sc->sc_fans[i].conf_reg = ADT746X_PWM2_CONF; in adt746x_fill_fan_prop()
380 sc->sc_fans[i].conf_reg = ADT746X_PWM1_CONF + i; in adt746x_fill_fan_prop()
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6ull-pinfunc-snvs.h11 * <mux_reg conf_reg input_reg mux_mode input_val>
H A Dimx6ull-pinfunc.h12 * <mux_reg conf_reg input_reg mux_mode input_val>
H A Dimx25-pinfunc.h13 * <mux_reg conf_reg input_reg mux_mode input_val>
/freebsd/contrib/ntp/kernel/sys/
H A Dtt560_api.h288 conf_reg_t conf_reg; member
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mq-pinfunc.h12 * <mux_reg conf_reg input_reg mux_mode input_val>
H A Dimx93-pinfunc.h11 * <mux_reg conf_reg input_reg mux_mode input_val>

12