Home
last modified time | relevance | path

Searched +full:compute +full:- +full:cb (Results 1 – 25 of 110) sorted by relevance

12345

/linux/Documentation/devicetree/bindings/misc/
H A Dqcom,fastrpc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
13 The FastRPC implements an IPC (Inter-Processor Communication)
25 - adsp
26 - mdsp
27 - sdsp
28 - cdsp
29 - cdsp1
[all …]
/linux/Documentation/userspace-api/media/v4l/
H A Dmetafmt-vsp1-hgo.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _v4l2-meta-fmt-vsp1-hgo:
9 Renesas R-Car VSP1 1-D Histogram Data
15 This format describes histogram data generated by the Renesas R-Car VSP1 1-D
20 computes the minimum, maximum and sum of all pixels as well as per-channel
23 The HGO can compute histograms independently per channel, on the maximum of the
28 - In *64 bins normal mode*, the HGO operates on the three channels independently
29 to compute three 64-bins histograms. RGB, YCbCr and HSV image formats are
31 - In *64 bins maximum mode*, the HGO operates on the maximum of the (R, G, B)
32 channels to compute a single 64-bins histogram. Only the RGB image format is
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dsa8775p.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
7 #include <dt-bindings/interconnect/qcom,icc.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/clock/qcom,rpmh.h>
10 #include <dt-bindings/clock/qcom,sa8775p-gcc.h>
11 #include <dt-bindings/clock/qcom,sa8775p-gpucc.h>
12 #include <dt-bindings/dma/qcom-gpi.h>
13 #include <dt-bindings/interconnect/qcom,sa8775p-rpmh.h>
14 #include <dt-bindings/mailbox/qcom-ipcc.h>
15 #include <dt-bindings/firmware/qcom,scm.h>
[all …]
H A Dsm6115.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
6 #include <dt-bindings/clock/qcom,gcc-sm6115.h>
7 #include <dt-bindings/clock/qcom,sm6115-dispcc.h>
8 #include <dt-bindings/clock/qcom,sm6115-gpucc.h>
9 #include <dt-bindings/clock/qcom,rpmcc.h>
10 #include <dt-bindings/dma/qcom-gpi.h>
11 #include <dt-bindings/firmware/qcom,scm.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/interconnect/qcom,rpm-icc.h>
14 #include <dt-bindings/interconnect/qcom,sm6115.h>
[all …]
H A Dsm8350.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/interconnect/qcom,sm8350.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
8 #include <dt-bindings/clock/qcom,dispcc-sm8350.h>
9 #include <dt-bindings/clock/qcom,gcc-sm8350.h>
10 #include <dt-bindings/clock/qcom,gpucc-sm8350.h>
11 #include <dt-bindings/clock/qcom,rpmh.h>
12 #include <dt-bindings/dma/qcom-gpi.h>
13 #include <dt-bindings/firmware/qcom,scm.h>
14 #include <dt-bindings/gpio/gpio.h>
[all …]
H A Dsm8150.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2017-2019, The Linux Foundation. All rights reserved.
7 #include <dt-bindings/dma/qcom-gpi.h>
8 #include <dt-bindings/firmware/qcom,scm.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/phy/phy-qcom-qmp.h>
11 #include <dt-bindings/power/qcom-rpmpd.h>
12 #include <dt-bindings/soc/qcom,rpmh-rsc.h>
13 #include <dt-bindings/clock/qcom,rpmh.h>
14 #include <dt-bindings/clock/qcom,dispcc-sm8150.h>
[all …]
H A Dsm8650.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmh.h>
7 #include <dt-bindings/clock/qcom,sm8650-camcc.h>
8 #include <dt-bindings/clock/qcom,sm8650-dispcc.h>
9 #include <dt-bindings/clock/qcom,sm8650-gcc.h>
10 #include <dt-bindings/clock/qcom,sm8650-gpucc.h>
11 #include <dt-bindings/clock/qcom,sm8650-tcsr.h>
12 #include <dt-bindings/clock/qcom,sm8650-videocc.h>
13 #include <dt-bindings/dma/qcom-gpi.h>
14 #include <dt-bindings/firmware/qcom,scm.h>
[all …]
H A Dx1e80100.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmh.h>
7 #include <dt-bindings/clock/qcom,sc8280xp-lpasscc.h>
8 #include <dt-bindings/clock/qcom,x1e80100-dispcc.h>
9 #include <dt-bindings/clock/qcom,x1e80100-gcc.h>
10 #include <dt-bindings/clock/qcom,x1e80100-gpucc.h>
11 #include <dt-bindings/clock/qcom,x1e80100-tcsr.h>
12 #include <dt-bindings/dma/qcom-gpi.h>
13 #include <dt-bindings/interconnect/qcom,icc.h>
14 #include <dt-bindings/interconnect/qcom,x1e80100-rpmh.h>
[all …]
H A Dsm8250.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/clock/qcom,dispcc-sm8250.h>
8 #include <dt-bindings/clock/qcom,gcc-sm8250.h>
9 #include <dt-bindings/clock/qcom,gpucc-sm8250.h>
10 #include <dt-bindings/clock/qcom,rpmh.h>
11 #include <dt-bindings/dma/qcom-gpi.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/interconnect/qcom,osm-l3.h>
14 #include <dt-bindings/interconnect/qcom,sm8250.h>
[all …]
H A Dsm8550.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmh.h>
7 #include <dt-bindings/clock/qcom,sm8450-videocc.h>
8 #include <dt-bindings/clock/qcom,sm8550-camcc.h>
9 #include <dt-bindings/clock/qcom,sm8550-gcc.h>
10 #include <dt-bindings/clock/qcom,sm8550-gpucc.h>
11 #include <dt-bindings/clock/qcom,sm8550-tcsr.h>
12 #include <dt-bindings/clock/qcom,sm8550-dispcc.h>
13 #include <dt-bindings/dma/qcom-gpi.h>
14 #include <dt-bindings/firmware/qcom,scm.h>
[all …]
H A Dmsm8996.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2014-2015, The Linux Foundation. All rights reserved.
6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/clock/qcom,gcc-msm8996.h>
8 #include <dt-bindings/clock/qcom,mmcc-msm8996.h>
9 #include <dt-bindings/clock/qcom,rpmcc.h>
10 #include <dt-bindings/interconnect/qcom,msm8996.h>
11 #include <dt-bindings/interconnect/qcom,msm8996-cbf.h>
12 #include <dt-bindings/firmware/qcom,scm.h>
13 #include <dt-bindings/gpio/gpio.h>
[all …]
/linux/drivers/platform/x86/intel/speed_select_if/
H A Disst_tpmi_core.c1 // SPDX-License-Identifier: GPL-2.0-only
52 * struct sst_header - SST main header
63 * This register allows SW to discover SST capability and the offsets to SST-CP
64 * and SST-PP register banks.
75 * struct cp_header - SST-CP (core-power) header
76 * @feature_id: 0=SST-CP, 1=SST-PP, 2=SST-BF, 3=SST-TF
81 * This structure is used store SST-CP header. This is packed to the same
92 * struct pp_header - SST-PP (Perf profile) header
93 * @feature_id: 0=SST-CP, 1=SST-PP, 2=SST-BF, 3=SST-TF
95 * @level_en_mask: SST-PP level enable/disable fuse mask
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_vm.c29 #include <linux/dma-fence-array.h>
32 #include <linux/dma-buf.h>
68 * Each GPUVM is represented by a 1-2 or 1-5 level page table, depending
89 #define START(node) ((node)->start)
90 #define LAST(node) ((node)->last)
99 * struct amdgpu_prt_cb - Helper to disable partial resident texture feature from a fence callback
109 * @cb: callback
111 struct dma_fence_cb cb; member
115 * struct amdgpu_vm_tlb_seq_struct - Helper to increment the TLB flush sequence
124 * @cb: callback
[all …]
/linux/Documentation/gpu/amdgpu/
H A Ddebugging.rst11 `vm_fault_stop` - If non-0, halt the GPU memory controller on a GPU page fault.
13 `vm_update_mode` - If non-0, use the CPU to update GPU page tables rather than
26 …[gfxhub0] no-retry page fault (src_id:0 ring:24 vmid:3 pasid:32777, for process glxinfo pid 2424 t…
37 hub used for graphics, compute, and sdma on some chips. mmhub is the
38 memory hub used for multi-media and sdma on some chips.
41 caused by the kernel driver or firmware. If the vmid is non-0, it is generally
51 - CB/DB: The color/depth backend of the graphics pipe
52 - CPF: Command Processor Frontend
53 - CPC: Command Processor Compute
54 - CPG: Command Processor Graphics
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn401/
H A Ddcn401_dpp.c36 dpp->tf_regs->reg
39 dpp->base.ctx
43 dpp->tf_shift->field_name, dpp->tf_mask->field_name
50 DPP_CLOCK_ENABLE, &s->is_enabled); in dpp401_read_state()
184 REG_UPDATE(ALPHA_2BIT_LUT, ALPHA_2BIT_LUT0, alpha_2bit_lut->lut0); in dpp401_dpp_setup()
185 REG_UPDATE(ALPHA_2BIT_LUT, ALPHA_2BIT_LUT1, alpha_2bit_lut->lut1); in dpp401_dpp_setup()
186 REG_UPDATE(ALPHA_2BIT_LUT, ALPHA_2BIT_LUT2, alpha_2bit_lut->lut2); in dpp401_dpp_setup()
187 REG_UPDATE(ALPHA_2BIT_LUT, ALPHA_2BIT_LUT3, alpha_2bit_lut->lut3); in dpp401_dpp_setup()
269 dpp->base.ctx = ctx; in dpp401_construct()
271 dpp->base.inst = inst; in dpp401_construct()
[all …]
/linux/include/net/
H A Dgso.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
8 /* Keeps track of mac header offset relative to skb->head.
10 * For non-tunnel skb it points to skb_mac_header() and for
24 #define SKB_GSO_CB(skb) ((struct skb_gso_cb *)((skb)->cb + SKB_GSO_CB_OFFSET))
28 return (skb_mac_header(inner_skb) - inner_skb->head) - in skb_tnl_header_len()
29 SKB_GSO_CB(inner_skb)->mac_offset; in skb_tnl_header_len()
43 SKB_GSO_CB(skb)->mac_offset += (new_headroom - headroom); in gso_pskb_expand_head()
50 if (skb->remcsum_offload) in gso_reset_checksum()
53 SKB_GSO_CB(skb)->csum = res; in gso_reset_checksum()
54 SKB_GSO_CB(skb)->csum_start = skb_checksum_start(skb) - skb->head; in gso_reset_checksum()
[all …]
H A Dudp.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
34 * struct udp_skb_cb - UDP(-Lite) private variables
37 * @cscov: checksum coverage length (UDP-Lite only)
50 #define UDP_SKB_CB(__skb) ((struct udp_skb_cb *)((__skb)->cb))
53 * struct udp_hslot - UDP hash slot used by udp_table.hash/hash4
73 * struct udp_hslot_main - UDP hash slot used by udp_table.hash2
88 * struct udp_table - UDP table
112 return &table->hash[udp_hashfn(net, num, table->mask)]; in udp_hashslot()
122 return &table->hash2[hash & table->mask].hslot; in udp_hashslot2()
161 /* Must be called with table->hash2 initialized */
[all …]
/linux/drivers/nfc/
H A Dnfcsim.c1 // SPDX-License-Identifier: GPL-2.0-only
16 #define NFCSIM_ERR(d, fmt, args...) nfc_err(&d->nfc_digital_dev->nfc_dev->dev, \
19 #define NFCSIM_DBG(d, fmt, args...) dev_dbg(&d->nfc_digital_dev->nfc_dev->dev, \
46 nfc_digital_cmd_complete_t cb; member
73 mutex_init(&link->lock); in nfcsim_link_new()
74 init_waitqueue_head(&link->recv_wait); in nfcsim_link_new()
81 dev_kfree_skb(link->skb); in nfcsim_link_free()
87 link->cond = 1; in nfcsim_link_recv_wake()
88 wake_up_interruptible(&link->recv_wait); in nfcsim_link_recv_wake()
94 mutex_lock(&link->lock); in nfcsim_link_set_skb()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn32/
H A Ddcn32_dpp.c33 /* Compute the maximum number of lines that we can fit in the line buffer */
43 int line_size = scl_data->viewport.width < scl_data->recout.width ? in dscl32_calc_lb_num_partitions()
44 scl_data->viewport.width : scl_data->recout.width; in dscl32_calc_lb_num_partitions()
45 int line_size_c = scl_data->viewport_c.width < scl_data->recout.width ? in dscl32_calc_lb_num_partitions()
46 scl_data->viewport_c.width : scl_data->recout.width; in dscl32_calc_lb_num_partitions()
67 if (scl_data->viewport.width == scl_data->h_active && in dscl32_calc_lb_num_partitions()
68 scl_data->viewport.height == scl_data->v_active) { in dscl32_calc_lb_num_partitions()
69 /* 420 mode: luma using all 3 mem from Y, plus 3rd mem from Cr and Cb */ in dscl32_calc_lb_num_partitions()
75 /* 420 mode: luma using all 3 mem from Y, plus 3rd mem from Cr and Cb */ in dscl32_calc_lb_num_partitions()
81 if (scl_data->viewport.width == scl_data->h_active && in dscl32_calc_lb_num_partitions()
[all …]
/linux/drivers/accel/habanalabs/common/
H A Dhabanalabs.h1 /* SPDX-License-Identifier: GPL-2.0
3 * Copyright 2016-2023 HabanaLabs, Ltd.
19 #include <linux/dma-direction.h>
28 #include <linux/io-64-nonatomic-lo-hi.h>
30 #include <linux/dma-buf.h>
45 * bits[63:59] - Encode mmap type
46 * bits[45:0] - mmap offset value
51 #define HL_MMAP_TYPE_SHIFT (59 - PAGE_SHIFT)
110 * enum hl_mmu_page_table_location - mmu page table location
111 * @MMU_DR_PGT: page-table is located on device DRAM.
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/
H A Ddcn20_dpp.c42 dpp->tf_regs->reg
45 dpp->base.ctx
49 dpp->tf_shift->field_name, dpp->tf_mask->field_name
57 DPP_CLOCK_ENABLE, &s->is_enabled); in dpp20_read_state()
61 CM_DGAM_LUT_MODE, &s->dgam_lut_mode); in dpp20_read_state()
63 // Shaper LUT (RAM), 3D LUT (mode, bit-depth, size) in dpp20_read_state()
65 CM_SHAPER_LUT_MODE, &s->shaper_lut_mode); in dpp20_read_state()
67 CM_3DLUT_CONFIG_STATUS, &s->lut3d_mode, in dpp20_read_state()
68 CM_3DLUT_30BIT_EN, &s->lut3d_bit_depth); in dpp20_read_state()
70 CM_3DLUT_SIZE, &s->lut3d_size); in dpp20_read_state()
[all …]
/linux/net/batman-adv/
H A Dtranslation-table.c1 // SPDX-License-Identifier: GPL-2.0
7 #include "translation-table.h"
47 #include "hard-interface.h"
52 #include "soft-interface.h"
79 * batadv_compare_tt() - check if two TT entries are the same
94 return (tt1->vid == tt2->vid) && batadv_compare_eth(data1, data2); in batadv_compare_tt()
98 * batadv_choose_tt() - return the index of the tt entry in the hash table
111 hash = jhash(&tt->addr, ETH_ALEN, hash); in batadv_choose_tt()
112 hash = jhash(&tt->vid, sizeof(tt->vid), hash); in batadv_choose_tt()
118 * batadv_tt_hash_find() - look for a client in the given hash table
[all …]
/linux/include/uapi/drm/
H A Dhabanalabs_accel.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note
3 * Copyright 2016-2023 HabanaLabs, Ltd.
14 * Defines that are asic-specific but constitutes as ABI between kernel driver
195 * stream id is a running number from 0 up to (N-1), where N is the number
656 * enum hl_goya_dma_direction - Direction of DMA operation inside a LIN_DMA packet that is
683 * enum hl_device_status - Device status information.
715 * Notifier event values - for the notification mechanism and the HL_INFO_GET_EVENTS command
717 * HL_NOTIFIER_EVENT_TPC_ASSERT - Indicates TPC assert event
718 * HL_NOTIFIER_EVENT_UNDEFINED_OPCODE - Indicates undefined operation code
719 * HL_NOTIFIER_EVENT_DEVICE_RESET - Indicates device requires a reset
[all …]
/linux/include/linux/platform_data/
H A Dcros_ec_sensorhub.h1 /* SPDX-License-Identifier: GPL-2.0 */
19 * struct cros_ec_sensor_platform - ChromeOS EC sensor platform information.
27 * typedef cros_ec_sensorhub_push_data_cb_t - Callback function to send datum
67 * struct cros_ec_sensors_ts_filter_state - Timestamp filetr state.
94 /* struct cros_ec_sensors_ts_batch_state - State of batch of a single sensor.
115 * struct cros_ec_sensorhub - Sensor Hub device data.
137 * @future_timestamp_count: Statistics used to compute shaved time.
183 cros_ec_sensorhub_push_data_cb_t cb);
/linux/net/sched/
H A Dsch_sfb.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (c) 2008-2011 Juliusz Chroboczek <jch@pps.jussieu.fr>
10 * U. Michigan CSE-TR-387-99, April 1999.
12 * http://www.thefengs.com/wuchang/blue/CSE-TR-387-99.pdf
35 #define SFB_BUCKET_MASK (SFB_NUMBUCKETS - 1)
95 return (struct sfb_skb_cb *)qdisc_skb_cb(skb)->data; in sfb_skb_cb()
104 return sfb_skb_cb(skb)->hashes[slot]; in sfb_hash()
107 /* Probabilities are coded as Q0.16 fixed-point values,
120 return p1 > p2 ? p1 - p2 : 0; in prob_minus()
126 struct sfb_bucket *b = &q->bins[slot].bins[0][0]; in increment_one_qlen()
[all …]

12345