Home
last modified time | relevance | path

Searched +full:cmd +full:- +full:gpios (Results 1 – 25 of 117) sorted by relevance

12345

/linux/Documentation/devicetree/bindings/phy/
H A Dmotorola,mapphone-mdm6600.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/motorola,mapphone-mdm6600.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Tony Lindgren <tony@atomide.com>
15 - const: motorola,mapphone-mdm6600
17 enable-gpios:
21 power-gpios:
25 reset-gpios:
29 motorola,mode-gpios:
[all …]
/linux/Documentation/devicetree/bindings/misc/
H A Dolpc,xo1.75-ec.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
4 ---
5 $id: http://devicetree.org/schemas/misc/olpc,xo1.75-ec.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: OLPC XO-1.75 Embedded Controller
12 on a OLPC XO-1.75 laptop computer.
17 "ready-gpios" property of the SSP binding as documented in:
18 <Documentation/devicetree/bindings/spi/marvell,mmp2-ssp.yaml>.
21 - Lubomir Rintel <lkundrak@v3.sk>
25 const: olpc,xo1.75-ec
[all …]
/linux/Documentation/devicetree/bindings/mmc/
H A Darm,pl18x.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
11 - Ulf Hansson <ulf.hansson@linaro.org>
20 - $ref: /schemas/arm/primecell.yaml#
21 - $ref: mmc-controller.yaml#
29 - arm,pl180
30 - arm,pl181
31 - arm,pl18x
[all …]
/linux/Documentation/devicetree/bindings/mtd/
H A Dfsl-upm-nand.txt4 - compatible : "fsl,upm-nand".
5 - reg : should specify localbus chip select and size used for the chip.
6 - fsl,upm-addr-offset : UPM pattern offset for the address latch.
7 - fsl,upm-cmd-offset : UPM pattern offset for the command latch.
10 - fsl,upm-addr-line-cs-offsets : address offsets for multi-chip support.
12 - gpios : may specify optional GPIOs connected to the Ready-Not-Busy pins
13 (R/B#). For multi-chip devices, "n" GPIO definitions are required
17 - fsl,upm-wait-flags : add chip-dependent short delays after running the
20 - chip-delay : chip dependent delay for transferring data from array to
21 read registers (tR). Required if property "gpios" is not used
[all …]
H A Datmel-nand.txt4 Documentation/devicetree/bindings/memory-controllers/atmel,ebi.txt).
11 - compatible: should be one of the following
12 "atmel,at91rm9200-nand-controller"
13 "atmel,at91sam9260-nand-controller"
14 "atmel,at91sam9261-nand-controller"
15 "atmel,at91sam9g45-nand-controller"
16 "atmel,sama5d3-nand-controller"
17 "microchip,sam9x60-nand-controller"
18 - ranges: empty ranges property to forward EBI ranges definitions.
19 - #address-cells: should be set to 2.
[all …]
/linux/drivers/platform/cznic/
H A Dturris-omnia-mcu-gpio.c1 // SPDX-License-Identifier: GPL-2.0
14 #include <linux/devm-helpers.h>
26 #include <linux/turris-omnia-mcu-interface.h>
27 #include "turris-omnia-mcu.h"
33 /* GPIOs with value read from the 16-bit wide status */
36 [6] = "Front USB3 port over-current",
37 [7] = "Rear USB3 port over-current",
42 /* GPIOs with value read from the 32-bit wide extended status */
65 /* GPIOs with value read from the 16-bit wide extended control status */
77 u8 cmd; member
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt7622-bananapi-bpi-r64.dts5 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 /dts-v1/;
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
17 model = "Bananapi BPI-R64";
18 chassis-type = "embedded";
19 compatible = "bananapi,bpi-r64", "mediatek,mt7622";
26 stdout-path = "serial0:115200n8";
32 proc-supply = <&mt6380_vcpu_reg>;
[all …]
H A Dmt7622-rfb1.dts6 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
9 /dts-v1/;
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/gpio/gpio.h>
18 chassis-type = "embedded";
19 compatible = "mediatek,mt7622-rfb1", "mediatek,mt7622";
26 stdout-path = "serial0:115200n8";
32 proc-supply = <&mt6380_vcpu_reg>;
33 sram-supply = <&mt6380_vm_reg>;
37 proc-supply = <&mt6380_vcpu_reg>;
[all …]
H A Dmt8183-kukui-jacuzzi-pico6.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 /dts-v1/;
7 #include "mt8183-kukui-jacuzzi.dtsi"
8 #include "mt8183-kukui-audio-ts3a227e-max98357a.dtsi"
12 chassis-type = "convertible";
13 compatible = "google,pico-sku2", "google,pico", "mediatek,mt8183";
15 bt_wakeup: bt-wakeup {
16 compatible = "gpio-keys";
17 pinctrl-names = "default";
18 pinctrl-0 = <&bt_pins_wakeup>;
[all …]
H A Dmt8365-evk.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2021-2022 BayLibre, SAS.
10 /dts-v1/;
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/input/input.h>
14 #include <dt-bindings/pinctrl/mt8365-pinfunc.h>
20 compatible = "mediatek,mt8365-evk", "mediatek,mt8365";
28 stdout-path = "serial0:921600n8";
32 compatible = "hdmi-connector";
37 #address-cells = <1>;
[all …]
H A Dmt8186-corsola-starmie.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 /dts-v1/;
7 #include "mt8186-corsola.dtsi"
10 en_pp6000_mipi_disp_150ma: en-pp6000-mipi-disp-150ma {
11 compatible = "regulator-fixed";
12 regulator-name = "en_pp6000_mipi_disp_150ma";
14 enable-active-high;
15 pinctrl-names = "default";
16 pinctrl-0 = <&en_pp6000_mipi_disp_150ma_fixed_pins>;
21 * with 6V module for enabling panel, re-using eDP GPIOs.
[all …]
H A Dmt8390-genio-common.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 * Author: Chris Chen <chris-qj.chen@mediatek.com>
9 * Louis-Alexis Eyraud <louisalexis.eyraud@collabora.com>
14 #include <dt-bindings/gpio/gpio.h>
15 #include <dt-bindings/input/input.h>
16 #include <dt-bindings/interrupt-controller/irq.h>
17 #include <dt-bindings/pinctrl/mediatek,mt8188-pinfunc.h>
18 #include <dt-bindings/regulator/mediatek,mt6360-regulator.h>
19 #include <dt-bindings/spmi/spmi.h>
20 #include <dt-bindings/usb/pd.h>
[all …]
/linux/drivers/leds/
H A Dleds-ns2.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * leds-ns2.c - Driver for the Network Space v2 (and parents) dual-GPIO LED
9 * Based on leds-gpio.c by Raphael Assenat <raph@8d.com>
39 * The Network Space v2 dual-GPIO LED is wired to a CPLD. Three different LED
41 * controlled through two GPIOs (command and slow): each combination of values
42 * for the command/slow GPIOs corresponds to a LED mode.
47 struct gpio_desc *cmd; member
51 rwlock_t rw_lock; /* Lock GPIOs. */
62 cmd_level = gpiod_get_value_cansleep(led->cmd); in ns2_led_get_mode()
63 slow_level = gpiod_get_value_cansleep(led->slow); in ns2_led_get_mode()
[all …]
/linux/drivers/fsi/
H A Dfsi-master-ast-cf.c1 // SPDX-License-Identifier: GPL-2.0+
25 #include "fsi-master.h"
26 #include "cf-fsi-fw.h"
28 #define FW_FILE_NAME "cf-fsi-fw.bin"
132 msg->msg <<= bits; in msg_push_bits()
133 msg->msg |= data & ((1ull << bits) - 1); in msg_push_bits()
134 msg->bits += bits; in msg_push_bits()
142 top = msg->bits & 0x3; in msg_push_crc()
144 /* start bit, and any non-aligned top bits */ in msg_push_crc()
145 crc = crc4(0, 1 << top | msg->msg >> (msg->bits - top), top + 1); in msg_push_crc()
[all …]
/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-gxbb-nanopi-k2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "meson-gxbb.dtsi"
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/sound/meson-aiu.h>
13 compatible = "friendlyarm,nanopi-k2", "amlogic,meson-gxbb";
22 stdout-path = "serial0:115200n8";
31 compatible = "gpio-leds";
33 led-stat {
34 label = "nanopi-k2:blue:stat";
[all …]
H A Dmeson-gxl-s905x-libretech-cc.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/sound/meson-aiu.h>
13 #include "meson-gxl-s905x.dtsi"
16 compatible = "libretech,aml-s905x-cc", "amlogic,s905x",
17 "amlogic,meson-gxl";
18 model = "Libre Computer AML-S905X-CC";
25 dio2133: analog-amplifier {
26 compatible = "simple-audio-amplifier";
[all …]
/linux/arch/arm/boot/dts/allwinner/
H A Dsun8i-h2-plus-bananapi-m2-zero.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 * Based on sun8i-h3-bananapi-m2-plus.dts, which is:
6 * Copyright (C) 2016 Chen-Yu Tsai <wens@csie.org>
9 /dts-v1/;
10 #include "sun8i-h3.dtsi"
11 #include "sunxi-common-regulators.dtsi"
13 #include <dt-bindings/gpio/gpio.h>
14 #include <dt-bindings/input/input.h>
17 model = "Banana Pi BPI-M2-Zero";
18 compatible = "sinovoip,bpi-m2-zero", "allwinner,sun8i-h2-plus";
[all …]
H A Dsun6i-a31s-sinovoip-bpi-m2.dts4 * This file is dual-licensed: you can use it either under the terms
43 /dts-v1/;
44 #include "sun6i-a31s.dtsi"
45 #include <dt-bindings/gpio/gpio.h>
48 model = "Sinovoip BPI-M2";
49 compatible = "sinovoip,bpi-m2", "allwinner,sun6i-a31s";
56 stdout-path = "serial0:115200n8";
60 compatible = "gpio-leds";
62 led-0 {
63 label = "bpi-m2:blue:usr";
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Dmotorola-mapphone-handset.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
2 /dts-v1/;
4 #include "motorola-mapphone-common.dtsi"
8 fsusb1_phy: usb-phy@1 {
9 compatible = "motorola,mapphone-mdm6600";
10 pinctrl-0 = <&usb_mdm6600_pins>;
11 pinctrl-1 = <&usb_mdm6600_sleep_pins>;
12 pinctrl-names = "default", "sleep";
13 enable-gpios = <&gpio3 31 GPIO_ACTIVE_LOW>; /* gpio_95 */
14 power-gpios = <&gpio2 22 GPIO_ACTIVE_HIGH>; /* gpio_54 */
[all …]
/linux/drivers/misc/mei/
H A Dvsc-tp.c1 // SPDX-License-Identifier: GPL-2.0-only
23 #include "vsc-tp.h"
40 (sizeof(struct vsc_tp_packet_hdr) + le16_to_cpu((pkt)->hdr.len) + VSC_TP_CRC_SIZE)
46 (len + sizeof(struct vsc_tp_packet_hdr) + VSC_TP_CRC_SIZE - offset + VSC_TP_PACKET_PADDING_SIZE)
50 __u8 cmd; member
57 __u8 buf[VSC_TP_MAX_XFER_SIZE - sizeof(struct vsc_tp_packet_hdr)];
95 { "wakeuphost-gpios", &wakeuphost_gpio, 1 },
96 { "wakeuphostint-gpios", &wakeuphostint_gpio, 1 },
97 { "resetfw-gpios", &resetfw_gpio, 1 },
98 { "wakeupfw-gpios", &wakeupfw, 1 },
[all …]
/linux/arch/arm/boot/dts/marvell/
H A Darmada-370-seagate-nas-4bay.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree file for Seagate NAS 4-Bay (Armada 370 SoC).
13 * Product name : Seagate NAS 4-Bay
14 * Code name (board/PCB) : Dart 4-Bay
19 /dts-v1/;
20 #include "armada-370-seagate-nas-xbay.dtsi"
21 #include <dt-bindings/leds/leds-ns2.h>
24 model = "Seagate NAS 4-Bay (Dart, SRPD40)";
25 compatible = "seagate,dart-4", "marvell,armada370", "marvell,armada-370-xp";
28 internal-regs {
[all …]
H A Dkirkwood-ns2max.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/leds/leds-ns2.h>
5 #include "kirkwood-ns2-common.dtsi"
9 compatible = "lacie,netspace_max_v2", "marvell,kirkwood-88f6281", "marvell,kirkwood";
18 pinctrl-0 = <&pmx_ns2_sata0 &pmx_ns2_sata1>;
19 pinctrl-names = "default";
21 nr-ports = <2>;
26 compatible = "gpio-fan";
27 gpios = <&gpio0 22 GPIO_ACTIVE_LOW
[all …]
/linux/arch/arm64/boot/dts/renesas/
H A Drzv2-evk-cn15-sd.dtso1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
20 vqmmc_sdhi0: regulator-vqmmc-sdhi0 {
21 compatible = "regulator-gpio";
22 regulator-name = "SDHI0 VqmmC";
23 gpios = <&pinctrl RZG2L_GPIO(10, 0) GPIO_ACTIVE_HIGH>;
24 regulator-min-microvolt = <1800000>;
25 regulator-max-microvolt = <3300000>;
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dipq5332-rdp441.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * IPQ5332 AP-MI01.2 board device tree source
5 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
8 /dts-v1/;
10 #include "ipq5332-rdp-common.dtsi"
14 compatible = "qcom,ipq5332-ap-mi01.2", "qcom,ipq5332";
18 clock-frequency = <400000>;
19 pinctrl-0 = <&i2c_1_pins>;
20 pinctrl-names = "default";
25 bus-width = <4>;
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dimx93-phyboard-segin-peb-wlbt-05.dtso1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include "imx93-pinfunc.h"
14 usdhc3_pwrseq: usdhc3-pwrseq {
15 compatible = "mmc-pwrseq-simple";
16 post-power-on-delay-ms = <100>;
17 power-off-delay-us = <60>;
18 reset-gpios = <&gpio4 7 GPIO_ACTIVE_LOW>;
23 pinctrl-names = "default";
[all …]

12345