| /linux/drivers/clk/samsung/ |
| H A D | clk-exynos-clkout.c | 20 #define DRV_NAME "exynos-clkout"
116 struct exynos_clkout *clkout; in exynos_clkout_probe() local
120 clkout = devm_kzalloc(&pdev->dev, in exynos_clkout_probe()
121 struct_size(clkout, data.hws, EXYNOS_CLKOUT_NR_CLKS), in exynos_clkout_probe()
123 if (!clkout) in exynos_clkout_probe()
130 clkout->np = pdev->dev.of_node; in exynos_clkout_probe()
131 if (!clkout->np) { in exynos_clkout_probe()
136 clkout->np = pdev->dev.parent->of_node; in exynos_clkout_probe()
139 platform_set_drvdata(pdev, clkout); in exynos_clkout_probe()
141 spin_lock_init(&clkout->slock); in exynos_clkout_probe()
[all …]
|
| /linux/include/linux/platform_data/ |
| H A D | si5351.h | 36 * @SI5351_CLKOUT_SRC_MSYNTH_N: clkout N source clock is multisynth N
37 * @SI5351_CLKOUT_SRC_MSYNTH_0_4: clkout N source clock is multisynth 0 (N<4)
39 * @SI5351_CLKOUT_SRC_XTAL: clkout N source clock is XTAL
40 * @SI5351_CLKOUT_SRC_CLKIN: clkout N source clock is CLKIN (Si5351C only)
85 * @clkout: clkout number
87 * @clkout_src: clkout source clock
88 * @pll_master: if true, clkout can also change pll rate
89 * @pll_reset: if true, clkout can reset its pll
91 * @rate: initial clkout rate, or default if 0
109 * @clkout: array of clkout configuration
[all …]
|
| /linux/drivers/clk/ |
| H A D | clk-lmk04832.c | 184 * @num_channels: Number of available output channels (clkout count)
241 * Each pair of clkout clocks share a single device clock (DCLKX_Y)
242 * @clkout: list of output clock references
243 * @clk_data: holds clkout related data like clk_hw* and number of clocks
262 struct lmk_clkout *clkout; member
701 dev_dbg(lmk->dev, "clkout%02u: sysref_ddly=%u, dclkx_y_ddly=%u, " in lmk04832_clkout_set_ddly()
1165 struct lmk_clkout *clkout = container_of(hw, struct lmk_clkout, hw); in lmk04832_clkout_is_enabled() local
1166 struct lmk04832 *lmk = clkout->lmk; in lmk04832_clkout_is_enabled()
1174 ret = regmap_read(lmk->regmap, LMK04832_REG_CLKOUT_CTRL2(clkout->id), in lmk04832_clkout_is_enabled()
1181 ret = regmap_read(lmk->regmap, LMK04832_REG_CLKOUT_SRC_MUX(clkout->id), in lmk04832_clkout_is_enabled()
[all …]
|
| H A D | clk-si5351.c | 63 struct si5351_hw_data *clkout; member
805 * Si5351 clkout divider
932 __func__, clk_hw_get_name(&drvdata->clkout[num].hw), in _si5351_clkout_reset_pll()
950 if (pdata->clkout[hwdata->num].pll_reset) in si5351_clkout_prepare()
1055 /* clkout frequency is 8kHz - 160MHz */ in si5351_clkout_determine_rate()
1137 /* powerup clkout */ in si5351_clkout_set_rate()
1275 /* per clkout properties */ in si5351_dt_parse()
1285 dev_err(&client->dev, "invalid clkout %d\n", num); in si5351_dt_parse()
1293 pdata->clkout[num].multisynth_src = in si5351_dt_parse()
1297 pdata->clkout[num].multisynth_src = in si5351_dt_parse()
[all …]
|
| H A D | clk-rk808.c | 3 * Clkout driver for Rockchip RK808
200 .name = "rk808-clkout",
206 MODULE_DESCRIPTION("Clkout driver for the rk808 series PMICs");
209 MODULE_ALIAS("platform:rk808-clkout");
|
| H A D | clk-lochnagar.c | 53 LN_PARENT("ln-cdc-clkout"),
54 LN_PARENT("ln-dsp-clkout"),
64 LN_PARENT("ln-cdc-clkout"),
65 LN_PARENT("ln-dsp-clkout"),
79 LN_PARENT("ln-spdif-clkout"),
|
| H A D | clk-cdce706.c | 84 struct cdce706_hw_data clkout[6]; member
604 for (i = 0; i < ARRAY_SIZE(cdce->clkout); ++i) { in cdce706_register_clkouts()
610 cdce->clkout[i].parent = val & CDCE706_CLKOUT_DIVIDER_MASK; in cdce706_register_clkouts()
613 cdce->clkout[i].parent); in cdce706_register_clkouts()
616 return cdce706_register_hw(cdce, cdce->clkout, in cdce706_register_clkouts()
617 ARRAY_SIZE(cdce->clkout), in cdce706_register_clkouts()
627 if (idx >= ARRAY_SIZE(cdce->clkout)) { in of_clk_cdce_get()
632 return &cdce->clkout[idx].hw; in of_clk_cdce_get()
|
| /linux/Documentation/devicetree/bindings/iio/adc/ |
| H A D | st,stm32-dfsdm-adc.yaml | 38 dfsdm clock can also feed CLKOUT, when CLKOUT is used.
39 - description: audio clock can be used as an alternate to feed CLKOUT.
59 If not, SPI CLKOUT frequency will not be accurate.
145 - "CLKOUT": internal SPI clock (CLKOUT) (default)
149 enum: [ CLKIN, CLKOUT, CLKOUT_F, CLKOUT_R ]
211 - "CLKOUT": internal SPI clock (CLKOUT) (default)
215 enum: [ CLKIN, CLKOUT, CLKOUT_F, CLKOUT_R ]
387 st,adc-channel-clk-src = "CLKOUT";
414 st,adc-channel-clk-src = "CLKOUT";
423 st,adc-channel-clk-src = "CLKOUT";
|
| /linux/arch/arm/boot/dts/ti/omap/ |
| H A D | dm814x-clocks.dtsi | 6 * "2.6.11 Connected Outputs of DPLLJ". Only clkout is
16 "481c5040.adpll.clkout",
28 "481c5080.adpll.clkout",
39 "481c50b0.adpll.clkout",
50 "481c50e0.adpll.clkout",
61 "481c5110.adpll.clkout",
72 "481c5140.adpll.clkout",
83 "481c5170.adpll.clkout",
94 "481c51a0.adpll.clkout",
105 "481c51d0.adpll.clkout",
[all …]
|
| /linux/drivers/net/can/cc770/ |
| H A D | cc770_platform.c | 73 u32 clkext = CC770_PLATFORM_CAN_CLOCK, clkout = 0; in cc770_get_of_node_data() local
105 of_property_read_u32(np, "bosch,clock-out-frequency", &clkout); in cc770_get_of_node_data()
106 if (clkout > 0) { in cc770_get_of_node_data()
107 u32 cdv = clkext / clkout; in cc770_get_of_node_data()
113 priv->clkout |= (cdv - 1) & CLKOUT_CD_MASK; in cc770_get_of_node_data()
123 priv->clkout |= (slew << CLKOUT_SL_SHIFT) & in cc770_get_of_node_data()
142 priv->clkout = pdata->cor; in cc770_get_platform_data()
197 "bus_config=0x%02x clkout=0x%02x\n", in cc770_platform_probe()
199 priv->cpu_interface, priv->bus_config, priv->clkout); in cc770_platform_probe()
|
| /linux/drivers/video/fbdev/omap2/omapfb/dss/ |
| H A D | hdmi_pll.c | 42 unsigned long fint, clkdco, clkout; in hdmi_pll_compute() local
79 clkout = clkdco / m2; in hdmi_pll_compute()
86 DSSDBG("Fint %lu, clkdco %lu, clkout %lu\n", fint, clkdco, clkout); in hdmi_pll_compute()
96 pi->clkout[0] = clkout; in hdmi_pll_compute()
|
| /linux/Documentation/devicetree/bindings/clock/ |
| H A D | ti,lmk04832.yaml | 108 ti,clkout-fmt:
132 ti,clkout-sysref:
200 ti,clkout-fmt = <0x01>; // LVDS
205 ti,clkout-fmt = <0x01>; // LVDS
206 ti,clkout-sysref;
|
| H A D | cirrus,lochnagar.yaml | 48 - ln-cdc-clkout # Output clock from CODEC card.
49 - ln-dsp-clkout # Output clock from DSP card.
57 - ln-spdif-clkout # Optional input clock from SPDIF.
|
| H A D | silabs,si5351.yaml | 87 "^clkout@[0-7]$":
230 clkout@0 {
247 clkout@1 {
260 clkout@2 {
|
| H A D | stericsson,u8500-clks.yaml | 112 clkout-clock:
144 #include <dt-bindings/clock/ste-db8500-clkout.h>
175 clkout_clk: clkout-clock {
|
| /linux/drivers/gpu/drm/omapdrm/dss/ |
| H A D | pll.c | 266 * for clkout. Additionally clkdco rate will be the same as clkout rate
267 * when clkout rate is >= min_clkdco.
270 * clkout = clkdco / m2
275 unsigned long fint, clkdco, clkout; in dss_pll_calc_b() local
281 DSSDBG("clkin %lu, target clkout %lu\n", clkin, target_clkout); in dss_pll_calc_b()
307 clkout = clkdco / m2; in dss_pll_calc_b()
314 DSSDBG("Fint %lu, clkdco %lu, clkout %lu\n", fint, clkdco, clkout); in dss_pll_calc_b()
324 cinfo->clkout[0] = clkout; in dss_pll_calc_b()
|
| /linux/Documentation/devicetree/bindings/net/can/ |
| H A D | cc770.txt | 24 - bosch,clock-out-frequency : slock frequency in Hz on the CLKOUT pin.
25 If not specified or if the specified value is 0, the CLKOUT pin
28 - bosch,slew-rate : slew rate of the CLKOUT signal. If not specified,
|
| H A D | nxp,sja1000.yaml | 75 clock frequency in Hz on the CLKOUT pin.
76 If not specified or if the specified value is 0, the CLKOUT pin
|
| /linux/drivers/rtc/ |
| H A D | rtc-max31335.c | 190 #define clk_hw_to_max31335(_hw) container_of(_hw, struct max31335_data, clkout)
221 struct clk_hw clkout; member
565 .name = "max31335-clkout",
653 max31335->clkout.init = &max31335_clk_init; in max31335_clkout_register()
655 ret = devm_clk_hw_register(dev, &max31335->clkout); in max31335_clkout_register()
660 &max31335->clkout); in max31335_clkout_register()
664 max31335->clkout.clk = devm_clk_get_enabled(dev, NULL); in max31335_clkout_register()
665 if (IS_ERR(max31335->clkout.clk)) in max31335_clkout_register()
666 return dev_err_probe(dev, PTR_ERR(max31335->clkout.clk), in max31335_clkout_register()
667 "cannot enable clkout\n"); in max31335_clkout_register()
|
| /linux/sound/soc/renesas/rcar/ |
| H A D | adg.c | 16 #define CLKOUT 0 macro
39 struct clk *clkout[CLKOUTMAX]; member
66 ((pos) = adg->clkout[i]); \
89 [CLKOUT] = "audio_clkout",
398 dev_dbg(dev, "CLKOUT is based on BRG%c (= %dHz)\n", in rsnd_adg_ssi_clk_try_start()
805 * for clkout in rsnd_adg_get_clkout()
808 clk = clk_register_fixed_rate(dev, clkout_name[CLKOUT], in rsnd_adg_get_clkout()
813 adg->clkout[CLKOUT] = clk; in rsnd_adg_get_clkout()
828 adg->clkout[i] = clk; in rsnd_adg_get_clkout()
830 adg->onecell.clks = adg->clkout; in rsnd_adg_get_clkout()
[all …]
|
| /linux/Documentation/devicetree/bindings/clock/ti/ |
| H A D | adpll.txt | 25 "481c5040.adpll.clkout",
37 "481c5080.adpll.clkout",
|
| /linux/Documentation/devicetree/bindings/gpio/ |
| H A D | intel,ixp4xx-gpio.yaml | 44 intel,ixp4xx-gpio14-clkout:
49 intel,ixp4xx-gpio15-clkout:
|
| /linux/drivers/clk/ti/ |
| H A D | adpll.c | 382 * about the DCO clock and not CLKOUT you can clear M2PWDNZ before enabling
563 /* Setting PLL bypass puts clkout and clkoutx2 into bypass */
659 /* Internal fixed divider, after M2 before clkout */ in ti_adpll_init_children_adpll_s()
666 /* Output clkout with a mux and gate, sources from div2 or bypass */ in ti_adpll_init_children_adpll_s()
668 ADPLL_CLKCTRL_CLKOUTEN, "clkout", in ti_adpll_init_children_adpll_s()
750 /* Output clkout, sources M2 or bypass */ in ti_adpll_init_children_adpll_lj()
752 ADPLL_CLKCTRL_CLKOUTEN, "clkout", in ti_adpll_init_children_adpll_lj()
|
| H A D | clk-814x.c | 81 "pll040clkout", /* MPU 481c5040.adpll.clkout */
82 "pll290clkout", /* DDR 481c5290.adpll.clkout */
|
| /linux/arch/arm/boot/dts/marvell/ |
| H A D | dove-cubox.dts | 104 clkout@0 {
112 clkout@2 {
|