Home
last modified time | relevance | path

Searched full:clkout (Results 1 – 25 of 145) sorted by relevance

123456

/linux/drivers/clk/samsung/
H A Dclk-exynos-clkout.c20 #define DRV_NAME "exynos-clkout"
116 struct exynos_clkout *clkout; in exynos_clkout_probe() local
120 clkout = devm_kzalloc(&pdev->dev, in exynos_clkout_probe()
121 struct_size(clkout, data.hws, EXYNOS_CLKOUT_NR_CLKS), in exynos_clkout_probe()
123 if (!clkout) in exynos_clkout_probe()
130 clkout->np = pdev->dev.of_node; in exynos_clkout_probe()
131 if (!clkout->np) { in exynos_clkout_probe()
136 clkout->np = pdev->dev.parent->of_node; in exynos_clkout_probe()
139 platform_set_drvdata(pdev, clkout); in exynos_clkout_probe()
141 spin_lock_init(&clkout->slock); in exynos_clkout_probe()
[all …]
/linux/include/linux/platform_data/
H A Dsi5351.h36 * @SI5351_CLKOUT_SRC_MSYNTH_N: clkout N source clock is multisynth N
37 * @SI5351_CLKOUT_SRC_MSYNTH_0_4: clkout N source clock is multisynth 0 (N<4)
39 * @SI5351_CLKOUT_SRC_XTAL: clkout N source clock is XTAL
40 * @SI5351_CLKOUT_SRC_CLKIN: clkout N source clock is CLKIN (Si5351C only)
85 * @clkout: clkout number
87 * @clkout_src: clkout source clock
88 * @pll_master: if true, clkout can also change pll rate
89 * @pll_reset: if true, clkout can reset its pll
91 * @rate: initial clkout rate, or default if 0
109 * @clkout: array of clkout configuration
[all …]
/linux/drivers/clk/
H A Dclk-si5351.c63 struct si5351_hw_data *clkout; member
805 * Si5351 clkout divider
932 __func__, clk_hw_get_name(&drvdata->clkout[num].hw), in _si5351_clkout_reset_pll()
950 if (pdata->clkout[hwdata->num].pll_reset) in si5351_clkout_prepare()
1055 /* clkout freqency is 8kHz - 160MHz */ in si5351_clkout_determine_rate()
1137 /* powerup clkout */ in si5351_clkout_set_rate()
1275 /* per clkout properties */ in si5351_dt_parse()
1285 dev_err(&client->dev, "invalid clkout %d\n", num); in si5351_dt_parse()
1293 pdata->clkout[num].multisynth_src = in si5351_dt_parse()
1297 pdata->clkout[num].multisynth_src = in si5351_dt_parse()
[all …]
H A Dclk-rk808.c3 * Clkout driver for Rockchip RK808
200 .name = "rk808-clkout",
206 MODULE_DESCRIPTION("Clkout driver for the rk808 series PMICs");
209 MODULE_ALIAS("platform:rk808-clkout");
H A Dclk-lochnagar.c53 LN_PARENT("ln-cdc-clkout"),
54 LN_PARENT("ln-dsp-clkout"),
64 LN_PARENT("ln-cdc-clkout"),
65 LN_PARENT("ln-dsp-clkout"),
79 LN_PARENT("ln-spdif-clkout"),
H A Dclk-cdce706.c85 struct cdce706_hw_data clkout[6]; member
603 for (i = 0; i < ARRAY_SIZE(cdce->clkout); ++i) { in cdce706_register_clkouts()
609 cdce->clkout[i].parent = val & CDCE706_CLKOUT_DIVIDER_MASK; in cdce706_register_clkouts()
612 cdce->clkout[i].parent); in cdce706_register_clkouts()
615 return cdce706_register_hw(cdce, cdce->clkout, in cdce706_register_clkouts()
616 ARRAY_SIZE(cdce->clkout), in cdce706_register_clkouts()
626 if (idx >= ARRAY_SIZE(cdce->clkout)) { in of_clk_cdce_get()
631 return &cdce->clkout[idx].hw; in of_clk_cdce_get()
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dst,stm32-dfsdm-adc.yaml38 dfsdm clock can also feed CLKOUT, when CLKOUT is used.
39 - description: audio clock can be used as an alternate to feed CLKOUT.
59 If not, SPI CLKOUT frequency will not be accurate.
145 - "CLKOUT": internal SPI clock (CLKOUT) (default)
149 enum: [ CLKIN, CLKOUT, CLKOUT_F, CLKOUT_R ]
211 - "CLKOUT": internal SPI clock (CLKOUT) (default)
215 enum: [ CLKIN, CLKOUT, CLKOUT_F, CLKOUT_R ]
387 st,adc-channel-clk-src = "CLKOUT";
414 st,adc-channel-clk-src = "CLKOUT";
423 st,adc-channel-clk-src = "CLKOUT";
/linux/arch/arm/boot/dts/ti/omap/
H A Ddm814x-clocks.dtsi6 * "2.6.11 Connected Outputs of DPLLJ". Only clkout is
16 "481c5040.adpll.clkout",
28 "481c5080.adpll.clkout",
39 "481c50b0.adpll.clkout",
50 "481c50e0.adpll.clkout",
61 "481c5110.adpll.clkout",
72 "481c5140.adpll.clkout",
83 "481c5170.adpll.clkout",
94 "481c51a0.adpll.clkout",
105 "481c51d0.adpll.clkout",
[all …]
/linux/drivers/net/can/cc770/
H A Dcc770_platform.c73 u32 clkext = CC770_PLATFORM_CAN_CLOCK, clkout = 0; in cc770_get_of_node_data() local
105 of_property_read_u32(np, "bosch,clock-out-frequency", &clkout); in cc770_get_of_node_data()
106 if (clkout > 0) { in cc770_get_of_node_data()
107 u32 cdv = clkext / clkout; in cc770_get_of_node_data()
113 priv->clkout |= (cdv - 1) & CLKOUT_CD_MASK; in cc770_get_of_node_data()
123 priv->clkout |= (slew << CLKOUT_SL_SHIFT) & in cc770_get_of_node_data()
142 priv->clkout = pdata->cor; in cc770_get_platform_data()
197 "bus_config=0x%02x clkout=0x%02x\n", in cc770_platform_probe()
199 priv->cpu_interface, priv->bus_config, priv->clkout); in cc770_platform_probe()
/linux/Documentation/devicetree/bindings/net/
H A Drealtek,rtl82xx.yaml43 realtek,clkout-disable:
46 Disable CLKOUT clock, CLKOUT clock default is enabled after hardware reset.
76 realtek,clkout-disable;
/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Dhdmi_pll.c42 unsigned long fint, clkdco, clkout; in hdmi_pll_compute() local
79 clkout = clkdco / m2; in hdmi_pll_compute()
86 DSSDBG("Fint %lu, clkdco %lu, clkout %lu\n", fint, clkdco, clkout); in hdmi_pll_compute()
96 pi->clkout[0] = clkout; in hdmi_pll_compute()
/linux/Documentation/devicetree/bindings/clock/
H A Dti,lmk04832.yaml108 ti,clkout-fmt:
132 ti,clkout-sysref:
200 ti,clkout-fmt = <0x01>; // LVDS
205 ti,clkout-fmt = <0x01>; // LVDS
206 ti,clkout-sysref;
H A Dcirrus,lochnagar.yaml48 - ln-cdc-clkout # Output clock from CODEC card.
49 - ln-dsp-clkout # Output clock from DSP card.
57 - ln-spdif-clkout # Optional input clock from SPDIF.
H A Dsilabs,si5351.yaml87 "^clkout@[0-7]$":
230 clkout@0 {
247 clkout@1 {
260 clkout@2 {
H A Dstericsson,u8500-clks.yaml112 clkout-clock:
144 #include <dt-bindings/clock/ste-db8500-clkout.h>
175 clkout_clk: clkout-clock {
H A Dbaikal,bt1-ccu-pll.yaml60 +---+ +->+---+ +---+ /->+---+ | |--->CLKOUT
71 divider, NF - PLL clock multiplier, OD - VCO output clock divider, CLKOUT -
77 The PLLs CLKOUT is then either directly connected with the corresponding
/linux/drivers/gpu/drm/omapdrm/dss/
H A Dpll.c266 * for clkout. Additionally clkdco rate will be the same as clkout rate
267 * when clkout rate is >= min_clkdco.
270 * clkout = clkdco / m2
275 unsigned long fint, clkdco, clkout; in dss_pll_calc_b() local
281 DSSDBG("clkin %lu, target clkout %lu\n", clkin, target_clkout); in dss_pll_calc_b()
307 clkout = clkdco / m2; in dss_pll_calc_b()
314 DSSDBG("Fint %lu, clkdco %lu, clkout %lu\n", fint, clkdco, clkout); in dss_pll_calc_b()
324 cinfo->clkout[0] = clkout; in dss_pll_calc_b()
/linux/sound/soc/renesas/rcar/
H A Dadg.c16 #define CLKOUT 0 macro
34 struct clk *clkout[CLKOUTMAX]; member
56 ((pos) = adg->clkout[i]); \
72 [CLKOUT] = "audio_clkout",
369 dev_dbg(dev, "CLKOUT is based on BRG%c (= %dHz)\n", in rsnd_adg_ssi_clk_try_start()
653 * for clkout in rsnd_adg_get_clkout()
656 clk = clk_register_fixed_rate(dev, clkout_name[CLKOUT], in rsnd_adg_get_clkout()
661 adg->clkout[CLKOUT] = clk; in rsnd_adg_get_clkout()
676 adg->clkout[i] = clk; in rsnd_adg_get_clkout()
678 adg->onecell.clks = adg->clkout; in rsnd_adg_get_clkout()
[all …]
/linux/Documentation/devicetree/bindings/net/can/
H A Dcc770.txt24 - bosch,clock-out-frequency : slock frequency in Hz on the CLKOUT pin.
25 If not specified or if the specified value is 0, the CLKOUT pin
28 - bosch,slew-rate : slew rate of the CLKOUT signal. If not specified,
/linux/drivers/clk/ux500/
H A Du8500_of_clk.c78 struct clk_hw *clkout; in ux500_clkout_get() local
88 pr_err("%s: invalid clkout ID %d\n", __func__, id); in ux500_clkout_get()
93 pr_info("%s: clkout%d already registered, not reconfiguring\n", in ux500_clkout_get()
108 pr_debug("registering clkout%d with source %d and divider %d\n", in ux500_clkout_get()
111 clkout = clk_reg_prcmu_clkout(id ? "clkout2" : "clkout1", in ux500_clkout_get()
115 if (IS_ERR(clkout)) { in ux500_clkout_get()
116 pr_err("failed to register clkout%d\n", id + 1); in ux500_clkout_get()
117 return ERR_CAST(clkout); in ux500_clkout_get()
120 clkout_clk[id] = clkout; in ux500_clkout_get()
122 return clkout; in ux500_clkout_get()
[all …]
/linux/drivers/rtc/
H A Drtc-max31335.c187 #define clk_hw_to_max31335(_hw) container_of(_hw, struct max31335_data, clkout)
192 struct clk_hw clkout; member
495 .name = "max31335-clkout",
583 max31335->clkout.init = &max31335_clk_init; in max31335_clkout_register()
585 ret = devm_clk_hw_register(dev, &max31335->clkout); in max31335_clkout_register()
590 &max31335->clkout); in max31335_clkout_register()
594 max31335->clkout.clk = devm_clk_get_enabled(dev, NULL); in max31335_clkout_register()
595 if (IS_ERR(max31335->clkout.clk)) in max31335_clkout_register()
596 return dev_err_probe(dev, PTR_ERR(max31335->clkout.clk), in max31335_clkout_register()
597 "cannot enable clkout\n"); in max31335_clkout_register()
H A Drtc-rv3032.c628 int clkout, ret; in rv3032_clkout_recalc_rate() local
631 ret = regmap_read(rv3032->regmap, RV3032_CLKOUT2, &clkout); in rv3032_clkout_recalc_rate()
635 if (clkout & RV3032_CLKOUT2_OS) { in rv3032_clkout_recalc_rate()
636 unsigned long rate = FIELD_GET(RV3032_CLKOUT2_HFD_MSK, clkout) << 8; in rv3032_clkout_recalc_rate()
638 ret = regmap_read(rv3032->regmap, RV3032_CLKOUT1, &clkout); in rv3032_clkout_recalc_rate()
642 rate += clkout + 1; in rv3032_clkout_recalc_rate()
647 return clkout_xtal_rates[FIELD_GET(RV3032_CLKOUT2_FD_MSK, clkout)]; in rv3032_clkout_recalc_rate()
766 init.name = "rv3032-clkout"; in rv3032_clkout_register_clk()
H A Drtc-rv3028.c723 int clkout, ret; in rv3028_clkout_recalc_rate() local
726 ret = regmap_read(rv3028->regmap, RV3028_CLKOUT, &clkout); in rv3028_clkout_recalc_rate()
730 clkout &= RV3028_CLKOUT_FD_MASK; in rv3028_clkout_recalc_rate()
731 return clkout_rates[clkout]; in rv3028_clkout_recalc_rate()
790 int clkout, ret; in rv3028_clkout_is_prepared() local
793 ret = regmap_read(rv3028->regmap, RV3028_CLKOUT, &clkout); in rv3028_clkout_is_prepared()
797 return !!(clkout & RV3028_CLKOUT_CLKOE); in rv3028_clkout_is_prepared()
822 init.name = "rv3028-clkout"; in rv3028_clkout_register_clk()
/linux/Documentation/devicetree/bindings/clock/ti/
H A Dadpll.txt25 "481c5040.adpll.clkout",
37 "481c5080.adpll.clkout",
/linux/Documentation/devicetree/bindings/gpio/
H A Dintel,ixp4xx-gpio.yaml44 intel,ixp4xx-gpio14-clkout:
49 intel,ixp4xx-gpio15-clkout:

123456