| /freebsd/sys/contrib/device-tree/include/dt-bindings/clock/ |
| H A D | exynos5410.h | 36 #define CLK_UART0 257 macro
|
| H A D | actions,s500-cmu.h | 58 #define CLK_UART0 38 macro
|
| H A D | actions,s700-cmu.h | 58 #define CLK_UART0 36 macro
|
| H A D | actions,s900-cmu.h | 85 #define CLK_UART0 67 macro
|
| H A D | pistachio-clk.h | 39 #define CLK_UART0 48 macro
|
| H A D | exynos5250.h | 93 #define CLK_UART0 289 macro
|
| H A D | s5pv210.h | 161 #define CLK_UART0 143 macro
|
| H A D | exynos5420.h | 66 #define CLK_UART0 257 macro
|
| H A D | exynos4.h | 150 #define CLK_UART0 312 macro
|
| H A D | exynos3250.h | 222 #define CLK_UART0 216 macro
|
| H A D | sprd,ums512-clk.h | 139 #define CLK_UART0 11 macro
|
| H A D | sprd,sc9860-clk.h | 85 #define CLK_UART0 2 macro
|
| H A D | rockchip,rk3588-cru.h | 681 #define CLK_UART0 666 macro
|
| /freebsd/sys/contrib/device-tree/Bindings/clock/ |
| H A D | exynos5410-clock.txt | 48 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| H A D | exynos3250-clock.txt | 55 clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
|
| /freebsd/sys/contrib/device-tree/Bindings/serial/ |
| H A D | sprd-uart.yaml | 73 clocks = <&clk_ap_apb_gates 9>, <&clk_uart0>, <&ext_26m>;
|
| /freebsd/sys/contrib/device-tree/src/arm/samsung/ |
| H A D | s5pv210.dtsi | 319 clocks = <&clocks CLK_UART0>, <&clocks CLK_UART0>,
|
| H A D | exynos5410.dtsi | 340 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| H A D | exynos3250.dtsi | 683 clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
|
| H A D | exynos4.dtsi | 452 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/actions/ |
| H A D | s700.dtsi | 119 clocks = <&cmu CLK_UART0>;
|
| H A D | s900.dtsi | 125 clocks = <&cmu CLK_UART0>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/sprd/ |
| H A D | whale2.dtsi | 80 <&ap_clk CLK_UART0>, <&ext_26m>;
|
| /freebsd/sys/contrib/device-tree/src/arm/actions/ |
| H A D | owl-s500.dtsi | 136 clocks = <&cmu CLK_UART0>;
|
| /freebsd/sys/contrib/device-tree/src/mips/img/ |
| H A D | pistachio.dtsi | 257 clocks = <&clk_core CLK_UART0>, <&cr_periph SYS_CLK_UART0>;
|