Home
last modified time | relevance | path

Searched full:clk_pwm (Results 1 – 25 of 26) sorted by relevance

12

/linux/drivers/pwm/
H A Dpwm-sprd.c218 struct clk *clk_pwm; in sprd_pwm_clk_init() local
238 clk_pwm = chn[i].clks[SPRD_PWM_CHN_OUTPUT_CLK].clk; in sprd_pwm_clk_init()
239 chn[i].clk_rate = clk_get_rate(clk_pwm); in sprd_pwm_clk_init()
/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8916-samsung-gt510.dts20 clk_pwm: pwm { label
95 pwms = <&clk_pwm 0 100000>;
H A Dmsm8916-samsung-rossa-common.dtsi28 &clk_pwm {
H A Dmsm8916-samsung-a5u-eur.dts59 &clk_pwm {
H A Dmsm8916-samsung-fortuna-common.dtsi38 pwms = <&clk_pwm 0 100000>;
50 clk_pwm: pwm { label
H A Dmsm8916-samsung-a3u-eur.dts85 &clk_pwm {
H A Dmsm8916-samsung-a2015-common.dtsi37 clk_pwm: pwm { label
206 pwms = <&clk_pwm 0 100000>;
/linux/Documentation/devicetree/bindings/pwm/
H A Dpwm-bcm2835.yaml40 clocks = <&clk_pwm>;
/linux/include/dt-bindings/clock/
H A Dexynos5410.h49 #define CLK_PWM 279 macro
H A Dthead,th1520-clk-ap.h61 #define CLK_PWM 51 macro
H A Dsophgo,cv1800.h71 #define CLK_PWM 60 macro
H A Dexynos5250.h115 #define CLK_PWM 311 macro
H A Ds5pv210.h155 #define CLK_PWM 137 macro
H A Dexynos5420.h88 #define CLK_PWM 279 macro
H A Dexynos4.h174 #define CLK_PWM 336 macro
H A Dexynos3250.h208 #define CLK_PWM 202 macro
/linux/drivers/clk/sophgo/
H A Dclk-cv1800.c890 static CV1800_GATE(clk_pwm, clk_pwm_parents,
1089 [CLK_PWM] = &clk_pwm.common.hw,
1320 [CLK_PWM] = &clk_pwm.common.hw,
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-msm8974-lge-nexus5-hammerhead.dts45 clk_pwm: pwm { label
57 pwms = <&clk_pwm 0 100000>;
/linux/drivers/clk/hisilicon/
H A Dcrg-hi3516cv300.c113 { HI3516CV300_PWM_CLK, "clk_pwm", "pwm_mux", CLK_SET_RATE_PARENT,
/linux/arch/arm/boot/dts/samsung/
H A Ds5pv210.dtsi291 clocks = <&clocks CLK_PWM>;
H A Dexynos4.dtsi668 clocks = <&clock CLK_PWM>;
H A Dexynos5420.dtsi1301 clocks = <&clock CLK_PWM>;
/linux/drivers/clk/rockchip/
H A Dclk-rv1108.c627 COMPOSITE(SCLK_PWM, "clk_pwm", mux_pll_src_2plls_p, 0,
H A Dclk-rk3328.c465 COMPOSITE(SCLK_PWM, "clk_pwm", mux_2plls_p, 0,
/linux/drivers/clk/thead/
H A Dclk-th1520-ap.c904 static CCU_GATE(CLK_PWM, pwm_clk, "pwm", perisys_apb_pclk_pd, 0x204, 18, 0);

12