Home
last modified time | relevance | path

Searched +full:can +full:- +full:transceiver (Results 1 – 25 of 80) sorted by relevance

1234

/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dti,tcan104x-can.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/ti,tcan104x-can.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TCAN104x CAN TRANSCEIVER PHY
10 - Aswath Govindraju <a-govindraju@ti.com>
14 pattern: "^can-phy"
18 - nxp,tjr1443
19 - ti,tcan1042
20 - ti,tcan1043
[all …]
H A Dxlnx,zynqmp-psgtr.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/xlnx,zynqmp-psgtr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Xilinx ZynqMP Gigabit Transceiver PHY
10 - Laurent Pinchart <laurent.pinchart@ideasonboard.com>
13 This binding describes the Xilinx ZynqMP Gigabit Transceiver (GTR) PHY. The
18 "#phy-cells":
23 - description: The GTR lane
26 - description: The PHY type
[all …]
/freebsd/sys/contrib/device-tree/Bindings/net/can/
H A Dcan-transceiver.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/can/can-transceiver.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: CAN transceiver
9 description: CAN transceiver generic properties bindings
12 - Rob Herring <robh@kernel.org>
15 max-bitrate:
17 description: a positive non 0 value that determines the max speed that CAN/CAN-FD can run.
H A Dbosch,m_can.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/can/bosch,m_can.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
9 description: Bosch MCAN controller for CAN bus
12 - Chandrasekar Ramakrishnan <rcsekar@samsung.com>
15 - $ref: can-controller.yaml#
23 - description: M_CAN registers map
24 - description: message RAM
26 reg-names:
[all …]
H A Dfsl,flexcan.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/can/fsl,flexcan.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 Flexcan CAN controller on Freescale's ARM and PowerPC system-on-a-chip (SOC).
11 - Marc Kleine-Budde <mkl@pengutronix.de>
14 - $ref: can-controller.yaml#
19 - enum:
20 - fsl,imx95-flexcan
21 - fsl,imx93-flexcan
[all …]
H A Dholt_hi311x.txt1 * Holt HI-311X stand-alone CAN controller device tree bindings
4 - compatible: Should be one of the following:
5 - "holt,hi3110" for HI-3110
6 - reg: SPI chip select.
7 - clocks: The clock feeding the CAN controller.
8 - interrupts: Should contain IRQ line for the CAN controller.
11 - vdd-supply: Regulator that powers the CAN controller.
12 - xceiver-supply: Regulator that powers the CAN transceiver.
15 can0: can@1 {
19 interrupt-parent = <&gpio4>;
[all …]
H A Dmicrochip,mcp251x.txt1 * Microchip MCP251X stand-alone CAN controller device tree bindings
4 - compatible: Should be one of the following:
5 - "microchip,mcp2510" for MCP2510.
6 - "microchip,mcp2515" for MCP2515.
7 - "microchip,mcp25625" for MCP25625.
8 - reg: SPI chip select.
9 - clocks: The clock feeding the CAN controller.
10 - interrupts: Should contain IRQ line for the CAN controller.
13 - vdd-supply: Regulator that powers the CAN controller.
14 - xceiver-supply: Regulator that powers the CAN transceiver.
[all …]
H A Dmicrochip,mcp2510.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/can/microchip,mcp2510.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip MCP251X stand-alone CAN controller
10 - Marc Kleine-Budde <mkl@pengutronix.de>
15 - microchip,mcp2510
16 - microchip,mcp2515
17 - microchip,mcp25625
28 vdd-supply:
[all …]
H A Dti_hecc.txt1 Texas Instruments High End CAN Controller (HECC)
8 - compatible: "ti,am3517-hecc"
9 - reg: addresses and lengths of the register spaces for 'hecc', 'hecc-ram'
11 - reg-names :"hecc", "hecc-ram", "mbx"
12 - interrupts: interrupt mapping for the hecc interrupts sources
13 - clocks: clock phandles (see clock bindings for details)
16 - ti,use-hecc1int: if provided configures HECC to produce all interrupts
19 - xceiver-supply: regulator that powers the CAN transceiver
24 hecc: can@5c050000 {
25 compatible = "ti,am3517-hecc";
[all …]
H A Dfsl-flexcan.txt1 Flexcan CAN controller on Freescale's ARM and PowerPC system-on-a-chip (SOC).
5 - compatible : Should be "fsl,<processor>-flexcan"
10 - fsl,p1010-flexcan
12 - reg : Offset and length of the register set for this device
13 - interrupts : Interrupt tuple for this device
17 - clock-frequency : The oscillator frequency driving the flexcan device
19 - xceiver-supply: Regulator that powers the CAN transceiver
21 - big-endian: This means the registers of FlexCAN controller are big endian.
27 - fsl,stop-mode: register bits of stop mode control, the format is
30 req_gpr is the gpr register offset of CAN stop request.
[all …]
H A Dmicrochip,mcp251xfd.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/can/microchip,mcp251xfd.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip MCP2517FD, MCP2518FD and MCP251863 stand-alone CAN controller
10 - Marc Kleine-Budde <mkl@pengutronix.de>
13 - $ref: can-controller.yaml#
18 - enum:
19 - microchip,mcp2517fd
20 - microchip,mcp2518fd
[all …]
/freebsd/share/man/man4/
H A Dral.41 .\"-
2 .\" SPDX-License-Identifier: ISC
4 .\" Copyright (c) 2005-2010 Damien Bergamini <damien.bergamini@free.fr>
28 .Bd -ragged -offset indent
39 .Bd -literal -offset indent
50 transceiver.
55 transceiver.
61 RT2529 radio transceiver.
62 This chipset uses the MIMO (multiple-input multiple-output) technology with
67 The RT2700 chipset is a low-cost version of the RT2800 chipset.
[all …]
H A Drun.41 .\"-
2 .\" SPDX-License-Identifier: ISC
30 .Bd -ragged -offset indent
41 .Bd -ragged -offset indent
48 .Bd -literal -offset indent
59 an RT2720 (1T2R) or RT2750 (dual-band 1T2R) radio transceiver.
62 an RT2820 (2T3R) or RT2850 (dual-band 2T3R) radio transceiver.
64 The RT3000U is a single-chip solution based on an RT3070 MAC/BBP and
65 an RT3020 (1T1R), RT3021 (1T2R) or RT3022 (2T2R) single-band radio
66 transceiver.
[all …]
H A Dxl.415 .\" 4. Neither the name of the author nor the names of any co-contributors
41 .Bd -ragged -offset indent
49 .Bd -literal -offset indent
57 and "tornado" bus-master Etherlink XL chips.
59 The Etherlink XL chips support built-in 10baseT, 10base2 and 10base5
63 NS 83840A 10/100 PHY for 10/100 Mbps support in full or half-duplex.
64 The 3c905B adapters have built-in autonegotiation logic mapped onto
67 adapters such as the 3c905-TX and 3c905B-TX are capable of 10 or
68 100Mbps data rates in either full or half duplex and can be manually
75 .Bl -tag -width xxxxxxxxxxxxxxxxxxxx
[all …]
H A Dural.41 .\"-
2 .\" SPDX-License-Identifier: ISC
29 .Bd -ragged -offset indent
42 .Bd -literal -offset indent
51 and a radio transceiver (the model of which depends on the card revision).
54 operate in the 2.4GHz band (802.11b/g) whereas the RT5222 is a dual-band radio
55 transceiver that can operate in the 2.4GHz and 5.2GHz bands (802.11a).
74 .Bl -column -compact "Atlantis Land A02-PCM-W54" "Bus"
77 .It "ASUS WL-167g" Ta USB
79 .It "Buffalo WLI-U2-KG54-AI" Ta USB
[all …]
H A Dsis.415 .\" 4. Neither the name of the author nor the names of any co-contributors
41 .Bd -ragged -offset indent
49 .Bd -literal -offset indent
63 The SiS 900 is a 100Mbps Ethernet MAC and MII-compliant transceiver
68 that it has no internal PHY, requiring instead an external transceiver
70 The SiS 900 and SiS 7016 both have a 128-bit multicast hash filter
81 .Bl -tag -width 10baseTXUTP
84 The user can manually override
92 option can also be used to select either
93 .Sq full-duplex
[all …]
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dfsl,spdif.txt3 The Freescale S/PDIF audio block is a stereo transceiver that allows the
9 - compatible : Compatible list, should contain one of the following
11 "fsl,imx35-spdif",
12 "fsl,vf610-spdif",
13 "fsl,imx6sx-spdif",
15 - reg : Offset and length of the register set for the device.
17 - interrupts : Contains the spdif interrupt.
19 - dmas : Generic dma devicetree binding as described in
22 - dma-names : Two dmas have to be defined, "tx" and "rx".
24 - clocks : Contains an entry for each entry in clock-names.
[all …]
H A Dapple,mca.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Apple MCA I2S transceiver
10 MCA is an I2S transceiver peripheral found on M1 and other Apple chips. It is
11 composed of a number of identical clusters which can operate independently
15 - Martin Povišer <povik+lin@cutebit.org>
18 - $ref: dai-common.yaml#
23 - enum:
24 - apple,t6000-mca
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dfsl-lx2160a-rdb.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
5 // Copyright 2018-2020 NXP
7 /dts-v1/;
9 #include "fsl-lx2160a.dtsi"
13 compatible = "fsl,lx2160a-rdb", "fsl,lx2160a";
23 stdout-path = "serial0:115200n8";
26 sb_3v3: regulator-sb3v3 {
27 compatible = "regulator-fixed";
28 regulator-name = "MC34717-3.3VSB";
29 regulator-min-microvolt = <3300000>;
[all …]
H A Dfsl-ls1028a-rdb.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 * Copyright 2018-2021 NXP
11 /dts-v1/;
12 #include "fsl-ls1028a.dtsi"
16 compatible = "fsl,ls1028a-rdb", "fsl,ls1028a";
38 stdout-path = "serial0:115200n8";
46 sys_mclk: clock-mclk {
47 compatible = "fixed-clock";
48 #clock-cells = <0>;
49 clock-frequency = <25000000>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Damlogic,meson-vpu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/display/amlogic,meson-vpu.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Neil Armstrong <neil.armstrong@linaro.org>
17 DMC|---------------VPU (Video Processing Unit)----------------|------HHI------|
19 D |-------| |----| | | | | HDMI PLL |
20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
21 R |-------| |----| Processing | | | | |
22 | osd2 | | | |---| Enci ----------|----|-----VDAC------|
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-am642-hummingboard-t.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2023 Josua Mayer <josua@solid-run.com>
5 * DTS for SolidRun AM642 HummingBoard-T,
10 /dts-v1/;
12 #include <dt-bindings/leds/common.h>
13 #include <dt-bindings/phy/phy.h>
15 #include "k3-am642.dtsi"
16 #include "k3-am642-sr-som.dtsi"
19 model = "SolidRun AM642 HummingBoard-T";
20 compatible = "solidrun,am642-hummingboard-t", "solidrun,am642-sr-som", "ti,am642";
[all …]
/freebsd/sys/contrib/device-tree/Bindings/serial/
H A Drs485.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 direction for the built-in half-duplex mode. The properties described
11 hereafter shall be given to a half-duple
[all...]
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dti,dp83822.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Andrew Davis <afd@ti.com>
14 The DP83822 is a low-power, single-port, 10/100 Mbps Ethernet PHY. It
16 data over standard, twisted-pair cables or to connect to an external,
17 fiber-optic transceiver. Additionally, the DP83822 provides flexibility to
20 Specifications about the Ethernet PHY can be found at:
24 - $ref: ethernet-phy.yaml#
30 ti,link-loss-low:
[all …]
H A Dti,dp83869.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - $ref: ethernet-phy.yaml#
14 - Andrew Davis <afd@ti.com>
17 The DP83869HM device is a robust, fully-featured Gigabit (PHY) transceiver
18 with integrated PMD sublayers that supports 10BASE-Te, 100BASE-TX and
19 1000BASE-T Ethernet protocols. The DP83869 also supports 1000BASE-X and
20 100BASE-FX Fiber protocols.
23 the DP83869HM can run 1000BASE-X-to-1000BASE-T and 100BASE-FX-to-100BASE-TX
[all …]

1234