Home
last modified time | relevance | path

Searched +full:cache +full:- +full:block +full:- +full:size (Results 1 – 25 of 1015) sorted by relevance

12345678910>>...41

/freebsd/sys/contrib/device-tree/src/riscv/sifive/
H A Dfu540-c000.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2018-2019 SiFive, Inc */
4 /dts-v1/;
6 #include <dt-bindings/clock/sifive-fu540-prci.h>
9 #address-cells = <2>;
10 #size
[all...]
H A Dfu740-c000.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 /dts-v1/;
6 #include <dt-bindings/clock/sifive-fu740-prci.h>
9 #address-cells = <2>;
10 #size-cell
[all...]
/freebsd/sys/contrib/device-tree/Bindings/riscv/
H A Dcpus.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RISC-V CPUs
10 - Paul Walmsley <paul.walmsley@sifive.com>
11 - Palmer Dabbelt <palmer@sifive.com>
12 - Conor Dooley <conor@kernel.org>
15 This document uses some terminology common to the RISC-V community
19 mandated by the RISC-V ISA: a PC and some registers. This
27 - $ref: /schemas/cpu.yaml#
[all …]
H A Dsifive-l2-cache.txt1 SiFive L2 Cache Controller
2 --------------------------
3 The SiFive Level 2 Cache Controller is used to provide access to fast copies
4 of memory for masters in a Core Complex. The Level 2 Cache Controller also
5 acts as directory-based coherency manager.
9 --------------------
10 - compatible: Should be "sifive,fu540-c000-ccache" and "cache"
12 - cache-block-size: Specifies the block size in bytes of the cache.
15 - cache-level: Should be set to 2 for a level 2 cache
17 - cache-sets: Specifies the number of associativity sets of the cache.
[all …]
H A Dsifive-l2-cache.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/riscv/sifive-l2-cache.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: SiFive L2 Cache Controller
11 - Sagar Kadam <sagar.kadam@sifive.com>
12 - Paul Walmsley <paul.walmsley@sifive.com>
15 The SiFive Level 2 Cache Controller is used to provide access to fast copies
16 of memory for masters in a Core Complex. The Level 2 Cache Controller also
17 acts as directory-based coherency manager.
[all …]
H A Dsifive,ccache0.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: SiFive Composable Cache Controller
11 - Paul Walmsley <paul.walmsley@sifive.com>
14 The SiFive Composable Cache Controller is used to provide access to fast copies
15 of memory for masters in a Core Complex. The Composable Cache Controller also
16 acts as directory-based coherency manager.
24 - sifive,ccache0
25 - sifive,fu540-c000-ccache
[all …]
/freebsd/contrib/processor-trace/libipt/internal/include/
H A Dpt_block_cache.h2 * Copyright (c) 2016-2019, Intel Corporation
32 #include "intel-pt.h"
37 /* A block cache entry qualifier.
39 * This describes what to do at the decision point determined by a block cache
57 * The isize field should provide the size of the branch instruction so
64 * This requires a return-address stack update and an indirect branch
67 * The isize field should provide the size of the call instruction so
78 * query to determine the compression state and either a return-address
98 * - near direct calls that need to maintain the return-address stack.
100 * - near direct jumps that are too far away to be handled with a
[all …]
H A Dpt_section.h2 * Copyright (c) 2013-2019, Intel Corporation
39 #include "intel-pt.h"
52 /* The (adjusted) size in bytes. The size is truncated to match the
53 * actual file size.
55 uint64_t size; member
57 /* A pointer to OS-specific file status for detecting changes.
61 * is owned by the OS-specific mmap-based section implementation.
65 /* A pointer to implementation-specific mapping information - NULL if
73 /* A pointer to an optional block cache.
75 * The cache is created on request and destroyed implicitly when the
[all …]
/freebsd/sys/contrib/device-tree/src/riscv/microchip/
H A Dmicrochip-mpfs.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
5 #include "dt-bindings/clock/microchip,mpfs-clock.h"
6 #include "microchip-mpfs-fabric.dtsi"
9 #address-cells = <2>;
10 #size-cells = <2>;
15 #address-cells = <1>;
16 #size-cells = <0>;
21 i-cache-block-size = <64>;
[all …]
H A Dmpfs.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
5 #include "dt-bindings/clock/microchip,mpfs-clock.h"
8 #address-cells = <2>;
9 #size-cells = <2>;
14 #address-cells = <1>;
15 #size-cells = <0>;
16 timebase-frequency = <1000000>;
21 i-cache-block-size = <64>;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DMemoryDependenceAnalysis.cpp1 //===- MemoryDependenceAnalysis.cpp - Mem Deps Implementation -------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
14 //===----------------------------------------------------------------------===//
59 STATISTIC(NumCacheNonLocal, "Number of fully cached non-local responses");
60 STATISTIC(NumCacheDirtyNonLocal, "Number of dirty cached non-local responses");
61 STATISTIC(NumUncacheNonLocal, "Number of uncached non-local responses");
64 "Number of fully cached non-local ptr responses");
66 "Number of cached, but dirty, non-local ptr responses");
67 STATISTIC(NumUncacheNonLocalPtr, "Number of uncached non-local ptr responses");
[all …]
/freebsd/sys/contrib/device-tree/src/riscv/thead/
H A Dth1520.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/clock/thead,th1520-clk-ap.h>
12 #address-cells = <2>;
13 #size-cells = <2>;
16 #address-cells = <1>;
17 #size-cells = <0>;
18 timebase-frequency = <3000000>;
24 riscv,isa-base = "rv64i";
25 riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr",
[all …]
/freebsd/sys/contrib/device-tree/Bindings/cache/
H A Dsifive,ccache0.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/cache/sifive,ccache0.yaml#
6 $schema: http://devicetree.org/meta-schema
[all...]
H A Dstarfive,jh8100-starlink-cache.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/cache/starfive,jh8100-starlink-cache.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: StarFive StarLink Cache Controller
10 - Joshua Yeong <joshua.yeong@starfivetech.com>
13 StarFive's StarLink Cache Controller manages the L3 cache shared between
14 clusters of CPU cores. The cache driver enables RISC-V non-standard cache
15 management as an alternative to instructions in the RISC-V Zicbom extension.
18 - $ref: /schemas/cache-controller.yaml#
[all …]
/freebsd/stand/common/
H A Dbcache.c1 /*-
30 * Simple hashed block cache
56 * bcache per device node. cache is allocated on device first open and freed
57 * on last close, to save memory. The issue there is the size; biosdisk
74 static u_int bcache_units; /* number of devices with cache */
83 #define BHASH(bc, blkno) ((blkno) & ((bc)->bcache_nblks - 1))
85 ((bc)->bcache_ctl[BHASH((bc), (blkno))].bc_blkno != (blkno))
95 * Initialise the cache for (nblks) of (bsize).
106 * add number of devices to bcache. we have to divide cache space
135 * the bcache block count must be power of 2 for hash function in bcache_allocate()
[all …]
/freebsd/sys/contrib/openzfs/man/man8/
H A Dzdb.828 .Op Fl I Ar inflight-I/O-ops
31 .Op Fl U Ar cache
34 .Op Ar poolname Ns Op / Ns Ar dataset Ns | Ns Ar objset-ID
39 .Op Fl U Ar cache
41 .Ar poolname Ns Op Ar / Ns Ar dataset Ns | Ns Ar objset-ID
46 .Op Fl U Ar cache
48 .Ar poolname Ns Ar / Ns Ar objset-ID
49 .Op Ar backup-flags
53 .Op Fl U Ar cache
68 .Op Fl U Ar cache
[all …]
/freebsd/sys/contrib/device-tree/src/riscv/kendryte/
H A Dk210.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/clock/k210-clk.h>
10 * Although the K210 is a 64-bit CPU, the address bus is only 32-bits
13 #address-cells = <1>;
14 #size-cells = <1>;
23 * Since this is a non-ratified draft specification, the kernel does not
28 #address-cells = <1>;
29 #size-cells = <0>;
30 timebase-frequency = <7800000>;
36 mmu-type = "none";
[all …]
/freebsd/sbin/dump/
H A Dcache.c2 * CACHE.C
4 * Block cache for dump
35 typedef struct Block { struct
36 struct Block *b_HNext; /* must be first field */ argument
39 } Block; argument
45 static Block **BlockHash;
55 Block *base; in cinit()
57 if ((BlockSize = sblock->fs_bsize * BLKFACTOR) > MAXBSIZE) in cinit()
62 msg("Cache %d MB, blocksize = %d\n", in cinit()
65 base = calloc(sizeof(Block), NBlocks); in cinit()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/ExecutionEngine/
H A DSectionMemoryManager.h1 //===- SectionMemoryManager.h - Memory manager for MCJIT/RtDyld -*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This file contains the declaration of a section-based memory manager used by
12 //===----------------------------------------------------------------------===//
27 /// the RuntimeDyld class to allocate memory for section-based loading of
30 /// This memory manager allocates all section memory as read-write. The
34 /// Any client using this memory manager MUST ensure that section-specific
55 /// case an attempt is made to allocate more memory near the existing block.
58 /// block of the memory. \p EC [out] returns an object describing any error
[all …]
/freebsd/sys/contrib/device-tree/src/riscv/starfive/
H A Djh7100.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
7 /dts-v1/;
8 #include <dt-bindings/clock/starfive-jh7100.h>
9 #include <dt-bindings/reset/starfive-jh7100.h>
13 #address-cells = <2>;
14 #size-cells = <2>;
17 #address-cells = <1>;
18 #size-cells = <0>;
21 compatible = "sifive,u74-mc", "riscv";
23 d-cache-block-size = <64>;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/
H A DSectionMemoryManager.cpp1 //===- SectionMemoryManager.cpp - Memory manager for MCJIT/RtDyld *- C++ -*-==//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This file implements the section-based memory manager used by the MCJIT
12 //===----------------------------------------------------------------------===//
21 uint8_t *SectionMemoryManager::allocateDataSection(uintptr_t Size, in allocateDataSection() argument
28 Size, Alignment); in allocateDataSection()
29 return allocateSection(SectionMemoryManager::AllocationPurpose::RWData, Size, in allocateDataSection()
33 uint8_t *SectionMemoryManager::allocateCodeSection(uintptr_t Size, in allocateCodeSection() argument
37 return allocateSection(SectionMemoryManager::AllocationPurpose::Code, Size, in allocateCodeSection()
[all …]
/freebsd/contrib/processor-trace/libipt/src/
H A Dpt_block_decoder.c2 * Copyright (c) 2016-2019, Intel Corporation
38 #include "intel-pt.h"
53 return -pte_internal; in pt_blk_status()
55 status = decoder->status; in pt_blk_status()
62 if (!decoder->enabled) in pt_blk_status()
65 /* Forward end-of-trace indications. in pt_blk_status()
69 if ((status & pts_eos) && !decoder->process_event) in pt_blk_status()
80 decoder->mode = ptem_unknown; in pt_blk_reset()
81 decoder->ip = 0ull; in pt_blk_reset()
82 decoder->status = 0; in pt_blk_reset()
[all …]
/freebsd/sys/dev/mlx5/mlx5_core/
H A Dmlx5_cmd.c1 /*-
2 * Copyright (c) 2013-2019, Mellanox Technologies, Ltd. All rights reserved.
32 #include <linux/dma-mapping.h>
36 #include <linux/io-mapping.h>
43 static int mlx5_copy_from_msg(void *to, struct mlx5_cmd_msg *from, int size);
107 return ERR_PTR(-ENOMEM); in alloc_cmd()
109 ent->in = in; in alloc_cmd()
110 ent->uin_size = uin_size; in alloc_cmd()
111 ent->out = out; in alloc_cmd()
112 ent->uout = uout; in alloc_cmd()
[all …]
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Diss4xx-mpic.dts15 /dts-v1/;
20 #address-cells = <2>;
21 #size-cells = <1>;
22 model = "ibm,iss-4xx";
23 compatible = "ibm,iss-4xx";
24 dcr-parent = <&{/cpus/cpu@0}>;
31 #address-cells = <1>;
32 #size-cells = <0>;
38 clock-frequency = <100000000>; // 100Mhz :-)
39 timebase-frequency = <100000000>;
[all …]
/freebsd/usr.sbin/ctladm/
H A Dctladm.83 .\" Copyright (c) 2015-2021 Alexander Motin <mav@FreeBSD.org>
36 .\" $Id: //depot/users/kenm/FreeBSD-test2/usr.sbin/ctladm/ctladm.8#3 $
72 .Aq Fl f Ar file|-
82 .Aq Fl f Ar file|-
98 .Op Fl c Ar size
197 .Aq Fl a | Fl c Ar connection-id | Fl i Ar name | Fl p Ar portal
200 .Aq Fl a | Fl c Ar connection-id | Fl i Ar name | Fl p Ar portal
207 .Aq Fl a | Fl c Ar controller-id | Fl h Ar name
218 some meta-commands that utilize
232 .Bl -tag -width 14n
[all …]

12345678910>>...41