/freebsd/sys/contrib/device-tree/Bindings/mmc/ |
H A D | aspeed,sdhci.yaml | 1 # SPDX-License-Identifier: GPL-2.0-or-later 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Andrew Jeffery <andrew@aj.id.au> 12 - Ryan Chen <ryanchen.aspeed@gmail.com> 26 - aspeed,ast2400-sd-controller 27 - aspeed,ast2500-sd-controller 28 - aspeed,ast2600-sd-controller 32 "#address-cells": 34 "#size-cells": [all …]
|
H A D | brcm,sdhci-iproc.txt | 7 - compatible : Should be one of the following 8 "brcm,bcm2835-sdhci" 9 "brcm,bcm2711-emmc2" 10 "brcm,sdhci-iproc-cygnus" 11 "brcm,sdhci-iproc" 13 Use brcm2835-sdhci for the eMMC controller on the BCM2835 (Raspberry Pi) and 14 bcm2711-emmc2 for the additional eMMC2 controller on BCM2711. 16 Use sdhci-iproc-cygnus for Broadcom SDHCI Controllers 19 Use sdhci-iproc for Broadcom SDHCI Controllers that allow standard 20 8, 16, 32-bit host access to SDHCI register. [all …]
|
H A D | brcm,iproc-sdhci.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mmc/brcm,iproc-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Ray Jui <ray.jui@broadcom.com> 11 - Scott Branden <scott.branden@broadcom.com> 12 - Nicolas Saenz Julienne <nsaenz@kernel.org> 15 - $ref: mmc-controller.yaml# 20 - brcm,bcm2835-sdhci 21 - brcm,bcm2711-emmc2 [all …]
|
H A D | brcm,sdhci-brcmstb.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/brcm,sdhci-brcmst [all...] |
H A D | fsl-esdhc.txt | 7 by mmc.txt and the properties used by the sdhci-esdhc driver. 10 - compatible : should be "fsl,esdhc", or "fsl,<chip>-esdhc". 12 "fsl,mpc8536-esdhc" 13 "fsl,mpc8378-esdhc" 14 "fsl,p2020-esdhc" 15 "fsl,p4080-esdhc" 16 "fsl,t1040-esdhc" 17 "fsl,t4240-esdhc" 19 "fsl,ls1012a-esdhc" 20 "fsl,ls1028a-esdhc" [all …]
|
H A D | brcm,sdhci-brcmstb.txt | 4 and the properties used by the sdhci-brcmstb driver. 11 - compatible: should be one of the following 12 - "brcm,bcm7425-sdhci" 13 - "brcm,bcm7445-sdhci" 14 - "brcm,bcm7216-sdhci" 16 Refer to clocks/clock-bindings.txt for generic clock consumer properties. 21 sd-uhs-sdr50; 22 sd-uhs-ddr50; 23 sd-uhs-sdr104; 24 sdhci,auto-cmd12; [all …]
|
/freebsd/sys/contrib/device-tree/src/powerpc/fsl/ |
H A D | c293si-post.dtsi | 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,ifc", "simple-bus"; 44 compatible = "fsl,qoriq-pcie-v2.2", "fsl,qoriq-pcie"; 46 #size-cells = <2>; 47 #address-cells = <3>; 48 bus-range = <0 255>; 49 clock-frequenc [all...] |
H A D | bsc9131si-post.dtsi | 4 * Copyright 2011-2012 Freescale Semiconductor Inc. 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,ifc", "simple-bus"; 43 #address-cells = <1>; 44 #size-cells = <1>; 46 compatible = "fsl,bsc9131-immr", "simple-bus"; 47 bus-frequency = <0>; // Filled out by uboot. 49 ecm-law@0 { 50 compatible = "fsl,ecm-law"; [all …]
|
H A D | p1020si-post.dtsi | 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,p1020-elbc", "fsl,elbc", "simple-bus"; 45 compatible = "fsl,mpc8548-pcie"; 47 #size-cells = <2>; 48 #address-cells = <3>; 49 bus-range = <0 255>; 50 clock-frequency = <33333333>; 55 #interrupt-cells = <1>; 56 #size-cells = <2>; [all …]
|
H A D | bsc9132si-post.dtsi | 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,ifc", "simple-bus"; 45 compatible = "fsl,bsc9132-pcie", "fsl,qoriq-pcie-v2.2"; 47 #size-cells = <2>; 48 #address-cells = <3>; 49 bus-range = <0 255>; 54 #interrupt-cells = <1>; 55 #size-cells = <2>; 56 #address-cells = <3>; [all …]
|
H A D | p1010si-post.dtsi | 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,ifc", "simple-bus"; 44 compatible = "fsl,p1010-pcie", "fsl,qoriq-pcie-v2.3"; 46 #size-cells = <2>; 47 #address-cells = <3>; 48 bus-range = <0 255>; 49 clock-frequency = <33333333>; 54 #interrupt-cells = <1>; 55 #size-cells = <2>; [all …]
|
H A D | p1021si-post.dtsi | 4 * Copyright 2011-2012 Freescale Semiconductor Inc. 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,p1021-elbc", "fsl,elbc", "simple-bus"; 45 compatible = "fsl,mpc8548-pcie"; 47 #size-cells = <2>; 48 #address-cells = <3>; 49 bus-range = <0 255>; 50 clock-frequency = <33333333>; 55 #interrupt-cells = <1>; [all …]
|
H A D | p1022si-post.dtsi | 36 #address-cells = <2>; 37 #size-cells = <1>; 39 * The localbus on the P1022 is not a simple-bus because of the eLBC 42 compatible = "fsl,p1022-elbc", "fsl,elbc"; 49 compatible = "fsl,mpc8548-pcie"; 51 #size-cells = <2>; 52 #address-cells = <3>; 53 bus-range = <0 255>; 54 clock-frequency = <33333333>; 59 #interrupt-cell [all...] |
H A D | p5040si-post.dtsi | 4 * Copyright 2012 - 2015 Freescale Semiconductor Inc. 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10000 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10000 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10000 0>; 51 compatible = "fsl,p5040-elbc", "fsl,elbc", "simple-bus"; 53 #address-cells = <2>; 54 #size-cells = <1>; [all …]
|
H A D | p3041si-post.dtsi | 4 * Copyright 2011 - 2015 Freescale Semiconductor Inc. 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10 0>; 51 compatible = "fsl,p3041-elbc", "fsl,elbc", "simple-bus"; 53 #address-cells = <2>; 54 #size-cells = <1>; [all …]
|
H A D | p2041si-post.dtsi | 4 * Copyright 2011 - 2015 Freescale Semiconductor Inc. 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10 0>; 51 compatible = "fsl,p2041-elbc", "fsl,elbc", "simple-bus"; 53 #address-cells = <2>; 54 #size-cells = <1>; [all …]
|
H A D | p5020si-post.dtsi | 4 * Copyright 2011 - 2015 Freescale Semiconductor Inc. 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10000 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10000 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10000 0>; 51 compatible = "fsl,p5020-elbc", "fsl,elbc", "simple-bus"; 53 #address-cells = <2>; 54 #size-cells = <1>; [all …]
|
H A D | p4080si-post.dtsi | 4 * Copyright 2011 - 2015 Freescale Semiconductor Inc. 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10 0>; 51 compatible = "fsl,p4080-elbc", "fsl,elbc", "simple-bus"; 53 #address-cells = <2>; 54 #size-cells = <1>; [all …]
|
H A D | t1023si-post.dtsi | 35 #include <dt-bindings/thermal/thermal.h> 38 compatible = "fsl,bman-fbpr"; 39 alloc-ranges = <0 0 0x10000 0>; 43 compatible = "fsl,qman-fqd"; 44 alloc-ranges = <0 0 0x10000 0>; 48 compatible = "fsl,qman-pfdr"; 49 alloc-ranges = <0 0 0x10000 0>; 53 #address-cells = <2>; 54 #size-cells = <1>; 55 compatible = "fsl,ifc", "simple-bu [all...] |
/freebsd/sys/contrib/device-tree/src/arm64/freescale/ |
H A D | fsl-ls1012a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for NXP Layerscape-1012A family SoC. 6 * Copyright 2019-2020 NXP 10 #include <dt-bindings/clock/fsl,qoriq-clockgen.h> 11 #include <dt-bindings/interrupt-controller/arm-gi [all...] |
H A D | fsl-ls1028a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for NXP Layerscape-1028A family SoC. 5 * Copyright 2018-2020 NXP 11 #include <dt-bindings/clock/fsl,qoriq-clockgen.h> 12 #include <dt-bindings/interrupt-controller/arm-gi [all...] |
/freebsd/sys/contrib/device-tree/src/arm/broadcom/ |
H A D | bcm-cygnus.dtsi | 33 #include <dt-bindings/interrupt-controller/arm-gic.h> 34 #include <dt-bindings/interrupt-controller/irq.h> 35 #include <dt-bindings/clock/bcm-cygnus.h> 38 #address-cells = <1>; 39 #size-cells = <1>; 42 interrupt-paren [all...] |
/freebsd/sys/contrib/device-tree/src/arm/aspeed/ |
H A D | aspeed-g6.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/interrupt-controlle [all...] |
H A D | aspeed-g4.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 2 #include <dt-bindings/clock/aspeed-clock.h> 7 #address-cells = <1>; 8 #size-cells = <1>; 9 interrupt-parent = <&vic>; 35 #address-cells = <1>; 36 #size-cell [all...] |
H A D | aspeed-g5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 2 #include <dt-bindings/clock/aspeed-clock.h> 3 #include <dt-bindings/interrupt-controller/aspeed-scu-ic.h> 8 #address-cell [all...] |