Home
last modified time | relevance | path

Searched +full:audio +full:- +full:core (Results 1 – 25 of 1009) sorted by relevance

12345678910>>...41

/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Dhdmi4_core.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 2010-2011 Texas Instruments Incorporated - https://www.ti.com/
31 static inline void __iomem *hdmi_av_base(struct hdmi_core_data *core) in hdmi_av_base() argument
33 return core->base + HDMI_CORE_AV; in hdmi_av_base()
36 static int hdmi_core_ddc_init(struct hdmi_core_data *core) in hdmi_core_ddc_init() argument
38 void __iomem *base = core->base; in hdmi_core_ddc_init()
51 return -ETIMEDOUT; in hdmi_core_ddc_init()
62 return -ETIMEDOUT; in hdmi_core_ddc_init()
72 return -ETIMEDOUT; in hdmi_core_ddc_init()
78 static int hdmi_core_ddc_edid(struct hdmi_core_data *core, in hdmi_core_ddc_edid() argument
[all …]
/linux/drivers/gpu/drm/omapdrm/dss/
H A Dhdmi4_core.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2010-2011 Texas Instruments Incorporated - https://www.ti.com/
30 static inline void __iomem *hdmi_av_base(struct hdmi_core_data *core) in hdmi_av_base() argument
32 return core->base + HDMI_CORE_AV; in hdmi_av_base()
35 int hdmi4_core_ddc_init(struct hdmi_core_data *core) in hdmi4_core_ddc_init() argument
37 void __iomem *base = core->base; in hdmi4_core_ddc_init()
50 return -ETIMEDOUT; in hdmi4_core_ddc_init()
61 return -ETIMEDOUT; in hdmi4_core_ddc_init()
71 return -ETIMEDOUT; in hdmi4_core_ddc_init()
79 struct hdmi_core_data *core = data; in hdmi4_core_ddc_read() local
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dfsl,rpmsg.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP Audio RPMSG CPU DAI Controller
10 - Shengjiu Wang <shengjiu.wang@nxp.com>
13 fsl_rpmsg is a virtual audio device. Mapping to real hardware devices
14 are SAI, MICFIL, DMA controlled by Cortex M core. What we see from
15 Linux side is a device which provides audio service by rpmsg channel.
18 Cortex-A and Cortex-M.
21 - $ref: sound-card-common.yaml#
[all …]
H A Dstarfive,jh7110-pwmdac.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/starfive,jh7110-pwmdac.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: StarFive JH7110 PWM-DAC Controller
10 The PWM-DAC Controller uses PWM square wave generators plus RC filters to
11 form a DAC for audio play in StarFive JH7110 SoC. This audio play controller
12 supports 16 bit audio format, up to 48K sampling frequency, up to left and
16 - Hal Feng <hal.feng@starfivetech.com>
19 - $ref: dai-common.yaml#
[all …]
H A Dqcom,lpass-cpu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/qcom,lpass-cpu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
11 - Rohit kumar <quic_rohkumar@quicinc.com>
14 Qualcomm Technologies Inc. SOC Low-Power Audio SubSystem (LPASS) that consist
15 of MI2S interface for audio data transfer on external codecs. LPASS cpu driver
16 is a module to configure Low-Power Audio Interface(LPAIF) core registers
22 - qcom,lpass-cpu
[all …]
/linux/sound/hda/core/
H A Dstream.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * HD-audio stream operations
11 #include <sound/core.h>
26 * +--+-
[all...]
H A Dcomponent.c1 // SPDX-License-Identifier: GPL-2.0
2 // hdac_component.c - routines for sync between HD-A core and DRM driver
9 #include <sound/core.h>
24 * snd_hdac_set_codec_wakeup - Enable / disable HDMI/DP codec wakeup
25 * @bus: HDA core bus
28 * This function is supposed to be used only by a HD-audi
[all...]
H A Dcontroller.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * HD-audio controller helpers
9 #include <sound/core.h>
19 for (timeout = 1000; timeout > 0; timeout--) { in azx_clear_corbrp()
25 dev_err(bus->de in azx_clear_corbrp()
[all...]
/linux/sound/hda/core/ext/
H A Dstream.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * hdac-ext-stream.c - HD-audio extended stream operations.
22 * snd_hdac_ext_host_stream_setup - Setu
[all...]
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,audiocc-sm8250.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/qcom,audiocc-sm8250.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: LPASS Audio Clock Controller on SM8250 SoCs
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
15 See include/dt-bindings/clock/qcom,sm8250-lpass-audiocc.h for the full list
16 of Audio Clock controller clock IDs.
20 const: qcom,sm8250-lpass-audiocc
25 '#clock-cells':
[all …]
H A Dqcom,aoncc-sm8250.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/qcom,aoncc-sm8250.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
15 See include/dt-bindings/clock/qcom,sm8250-lpass-aoncc.h for the full list
16 of Audio Clock controller clock IDs.
20 const: qcom,sm8250-lpass-aoncc
25 '#clock-cells':
30 - description: LPASS Core voting clock
[all …]
/linux/Documentation/devicetree/bindings/soc/qcom/
H A Dqcom,apr-services.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/soc/qcom/qcom,apr-services.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
22 3 = DSP Core Service
23 4 = Audio Front End Service.
26 7 = Audio Stream Manager Service.
27 8 = Audio Device Manager Service.
29 10 = Core voice stream.
[all …]
/linux/Documentation/devicetree/bindings/dsp/
H A Dmediatek,mt8195-dsp.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dsp/mediatek,mt8195-dsp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek mt8195 DSP core
10 - YC Hung <yc.hung@mediatek.com>
13 Some boards from mt8195 contain a DSP core used for
14 advanced pre- and post- audio processing.
18 const: mediatek,mt8195-dsp
22 - description: Address and size of the DSP Cfg registers
[all …]
H A Dmediatek,mt8186-dsp.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dsp/mediatek,mt8186-dsp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek mt8186 DSP core
10 - Tinghan Shen <tinghan.shen@mediatek.com>
13 MediaTek mt8186 SoC contains a DSP core used for
14 advanced pre- and post- audio processing.
19 - mediatek,mt8186-dsp
20 - mediatek,mt8188-dsp
[all …]
/linux/arch/parisc/kernel/
H A Dhardware.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Based on the document "PA-RISC 1.1 I/O Firmware Architecture
73 {HPHW_NPROC,0x312,0x4,0x81,"Strider-50 (715S/50)"},
74 {HPHW_NPROC,0x313,0x4,0x81,"Strider-33 (715S/33)"},
75 {HPHW_NPROC,0x314,0x4,0x81,"Trailways-50 (715T/50)"},
76 {HPHW_NPROC,0x315,0x4,0x81,"Trailways-33 (715T/33)"},
87 {HPHW_NPROC,0x482,0x4,0x81,"WB-80 (E35)"},
88 {HPHW_NPROC,0x483,0x4,0x81,"WB-96 (E45)"},
89 {HPHW_NPROC,0x484,0x4,0x81,"UL Proc L-100 (811/D210,D310)"},
90 {HPHW_NPROC,0x485,0x4,0x81,"UL Proc L-75 (801/D200)"},
[all …]
/linux/Documentation/devicetree/bindings/soc/tegra/
H A Dnvidia,tegra20-pmc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/tegra/nvidia,tegra20-pmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jonathan Hunter <jonathanh@nvidia.com>
16 - nvidia,tegra20-pmc
17 - nvidia,tegra30-pmc
18 - nvidia,tegra114-pmc
19 - nvidia,tegra124-pmc
[all …]
/linux/drivers/media/pci/cx88/
H A Dcx88-alsa.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Support for audio capture
14 #include "cx88-reg.h"
22 #include <linux/dma-mapping.h>
26 #include <sound/core.h>
37 chip->core->name, ##arg); \
41 * Data type declarations - Can be moded to a header file later
54 struct cx88_core *core; member
60 /* audio controls */
81 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
[all …]
/linux/sound/soc/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # SoC audio configuration
7 tristate "ALSA for SoC audio support"
21 This ASoC audio support can also be built as a module. If so, the module
22 will be called snd-soc-core.
42 bool "Build topology core"
47 the topology core, KUnit is frequently tested in virtual
49 core is usually selected by drivers. There is little reason
61 test cases against soc-topology.c API. This should be primarily used
95 tristate "SoC based USB audio offloading"
[all …]
/linux/drivers/mfd/
H A Dwl1273-core.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * MFD driver for wl1273 FM radio and audio codec submodules.
9 #include <linux/mfd/wl1273-core.h>
13 #define DRIVER_DESC "WL1273 FM Radio Core"
21 static int wl1273_fm_read_reg(struct wl1273_core *core, u8 reg, u16 *value) in wl1273_fm_read_reg() argument
23 struct i2c_client *client = core->client; in wl1273_fm_read_reg()
29 dev_err(&client->dev, "%s: Read: %d fails.\n", __func__, reg); in wl1273_fm_read_reg()
30 return -EREMOTEIO; in wl1273_fm_read_reg()
38 static int wl1273_fm_write_cmd(struct wl1273_core *core, u8 cmd, u16 param) in wl1273_fm_write_cmd() argument
40 struct i2c_client *client = core->client; in wl1273_fm_write_cmd()
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sm8350-lpass-lpi-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
11 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
14 Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
19 const: qcom,sm8350-lpass-lpi-pinctrl
23 - description: LPASS LPI TLMM Control and Status registers
24 - description: LPASS LPI MCC registers
[all …]
H A Dqcom,sm8550-lpass-lpi-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8550-lpass-lpi-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
11 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
14 Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
20 - const: qcom,sm8550-lpass-lpi-pinctrl
21 - items:
22 - const: qcom,x1e80100-lpass-lpi-pinctrl
[all …]
H A Dqcom,sm8650-lpass-lpi-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8650-lpass-lpi-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
11 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
14 Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
20 - const: qcom,sm8650-lpass-lpi-pinctrl
21 - items:
22 - const: qcom,sm8750-lpass-lpi-pinctrl
[all …]
H A Dqcom,sm8250-lpass-lpi-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8250-lpass-lpi-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
13 Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
18 const: qcom,sm8250-lpass-lpi-pinctrl
25 - description: LPASS Core voting clock
26 - description: LPASS Audio voting clock
28 clock-names:
[all …]
H A Dqcom,sc8280xp-lpass-lpi-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,sc8280xp-lpass-lpi-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
13 Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
18 const: qcom,sc8280xp-lpass-lpi-pinctrl
22 - description: LPASS LPI TLMM Control and Status registers
23 - description: LPASS LPI MCC registers
27 - description: LPASS Core voting clock
[all …]
/linux/drivers/ps3/
H A Dps3av.c1 // SPDX-License-Identifier: GPL-2.0-only
156 if (hdr->cid & PS3AV_EVENT_CMD_MASK) { in ps3av_parse_event_packet()
157 table = ps3av_search_cmd_table(hdr->cid, PS3AV_EVENT_CMD_MASK); in ps3av_parse_event_packet()
159 dev_dbg(&ps3av->dev->core, in ps3av_parse_event_packet()
161 hdr->cid, ps3av_event_get_port_id(hdr->cid), in ps3av_parse_event_packet()
162 hdr->size); in ps3av_parse_event_packet()
166 __func__, hdr->cid, hdr->size); in ps3av_parse_event_packet()
179 dev_dbg(&dev->core, " -> %s:%d\n", __func__, __LINE__); in ps3av_vuart_write()
181 dev_dbg(&dev->core, " <- %s:%d\n", __func__, __LINE__); in ps3av_vuart_write()
191 dev_dbg(&dev->core, " -> %s:%d\n", __func__, __LINE__); in ps3av_vuart_read()
[all …]

12345678910>>...41