Searched +full:at91rm9200 +full:- +full:tcb (Results 1 – 16 of 16) sorted by relevance
/linux/arch/arm/boot/dts/microchip/ |
H A D | mpa1600.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * mpa1600.dts - Device Tree file for Phontech MPA 1600 7 /dts-v1/; 8 #include "at91rm9200.dtsi" 12 compatible = "phontech,mpa1600", "atmel,at91rm9200"; 20 clock-frequency = <32768>; 24 clock-frequency = <18432000>; 36 compatible = "atmel,tcb-timer"; 41 compatible = "atmel,tcb-timer"; 47 phy-mode = "rmii"; [all …]
|
H A D | at91rm9200.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91rm9200.dtsi - Device Tree Include file for AT91RM9200 family SoC 12 #include <dt-bindings/pinctrl/at91.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/clock/at91.h> 16 #include <dt-bindings/mfd/at91-usart.h> 19 #address-cells = <1>; 20 #size-cells = <1>; 21 model = "Atmel AT91RM9200 family SoC"; [all …]
|
H A D | at91sam9260.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9260.dtsi - Device Tree Include file for AT91SAM9260 family SoC 7 * 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 10 #include <dt-bindings/pinctrl/at91.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/clock/at91.h> 14 #include <dt-bindings/mfd/at91-usart.h> 17 #address-cells = <1>; 18 #size-cells = <1>; [all …]
|
H A D | at91sam9n12.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9n12.dtsi - Device Tree include file for AT91SAM9N12 SoC 9 #include <dt-bindings/dma/at91.h> 10 #include <dt-bindings/pinctrl/at91.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/clock/at91.h> 14 #include <dt-bindings/mfd/at91-usart.h> 17 #address-cells = <1>; 18 #size-cells = <1>; [all …]
|
H A D | at91sam9g45.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9g45.dtsi - Device Tree Include file for AT91SAM9G45 family SoC 11 #include <dt-bindings/dma/at91.h> 12 #include <dt-bindings/pinctrl/at91.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/clock/at91.h> 16 #include <dt-bindings/mfd/at91-usart.h> 19 #address-cells = <1>; 20 #size-cells = <1>; [all …]
|
H A D | at91sam9261.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * at91sam9261.dtsi - Device Tree Include file for AT91SAM9261 SoC 5 * Copyright (C) 2013 Jean-Jacques Hiblot <jjhiblot@traphandler.com> 8 #include <dt-bindings/pinctrl/at91.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/clock/at91.h> 12 #include <dt-bindings/mfd/at91-usart.h> 15 #address-cells = <1>; 16 #size-cells = <1>; [all …]
|
H A D | at91sam9x5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC 11 #include <dt-bindings/dma/at91.h> 12 #include <dt-bindings/pinctrl/at91.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/clock/at91.h> 16 #include <dt-bindings/mfd/at91-usart.h> 19 #address-cells = <1>; 20 #size-cells = <1>; [all …]
|
H A D | sama5d4.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * sama5d4.dtsi - Device Tree Include file for SAMA5D4 family SoC 9 #include <dt-bindings/clock/at91.h> 10 #include <dt-bindings/dma/at91.h> 11 #include <dt-bindings/mfd/at91-usart.h> 12 #include <dt-bindings/pinctrl/at91.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/gpio/gpio.h> 17 #address-cells = <1>; 18 #size-cells = <1>; [all …]
|
H A D | at91sam9263.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * at91sam9263.dtsi - Device Tree Include file for AT91SAM9263 family SoC 5 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> 8 #include <dt-bindings/pinctrl/at91.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/clock/at91.h> 12 #include <dt-bindings/mfd/at91-usart.h> 15 #address-cells = <1>; 16 #size-cells = <1>; [all …]
|
H A D | at91sam9rl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * at91sam9rl.dtsi - Device Tree Include file for AT91SAM9RL family SoC 6 * Alexandre Belloni <alexandre.belloni@free-electrons.com> 9 #include <dt-bindings/pinctrl/at91.h> 10 #include <dt-bindings/clock/at91.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/pwm/pwm.h> 14 #include <dt-bindings/mfd/at91-usart.h> 17 #address-cells = <1>; [all …]
|
H A D | sama5d3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * sama5d3.dtsi - Device Tree Include file for SAMA5D3 family SoC 10 #include <dt-bindings/dma/at91.h> 11 #include <dt-bindings/pinctrl/at91.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/clock/at91.h> 15 #include <dt-bindings/mfd/at91-usart.h> 18 #address-cells = <1>; 19 #size-cells = <1>; [all …]
|
H A D | sama7g5.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * sama7g5.dtsi - Device Tree Include file for SAMA7G5 family SoC 12 #include <dt-bindings/iio/adc/at91-sama5d2_adc.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 #include <dt-bindings/clock/at91.h> 16 #include <dt-bindings/dma/at91.h> 17 #include <dt-bindings/gpio/gpio.h> 18 #include <dt-bindings/mfd/at91-usart.h> 19 #include <dt-bindings/nvmem/microchip,sama7g5-otpc.h> [all …]
|
/linux/drivers/counter/ |
H A D | microchip-tcb-capture.c | 1 // SPDX-License-Identifier: GPL-2.0-only 74 if (priv->qdec_mode) in mchp_tc_count_function_read() 89 regmap_read(priv->regmap, ATMEL_TC_BMR, &bmr); in mchp_tc_count_function_write() 90 regmap_read(priv->regmap, ATMEL_TC_REG(priv->channel[0], CMR), &cmr); in mchp_tc_count_function_write() 97 priv->qdec_mode = 0; in mchp_tc_count_function_write() 100 if (!priv->tc_cfg->has_gclk) in mchp_tc_count_function_write() 109 if (!priv->tc_cfg->has_qdec) in mchp_tc_count_function_write() 110 return -EINVAL; in mchp_tc_count_function_write() 112 if (priv->num_channels < 2 || priv->channel[0] != 0 || in mchp_tc_count_function_write() 113 priv->channel[1] != 1) { in mchp_tc_count_function_write() [all …]
|
/linux/drivers/clocksource/ |
H A D | timer-atmel-tcb.c | 1 // SPDX-License-Identifier: GPL-2.0 24 * - Two channels combine to create a free-running 32 bit counter 27 * - Some chips support 32 bit counter. A single channel is used for 28 * this 32 bit free-running counter. the second channel is not used. 30 * - The third channel may be used to provide a clockevent source, used in 31 * either periodic or oneshot mode. For 16-bit counter its runs at 32 KiHZ, 32 * and can handle delays of up to two seconds. For 32-bit counters, it runs at 163 void __iomem *regs = tcd->regs; in tc_shutdown() 168 clk_disable(tcd->clk); in tc_shutdown() 176 void __iomem *regs = tcd->regs; in tc_set_oneshot() [all …]
|
/linux/drivers/pwm/ |
H A D | pwm-atmel-tcb.c | 1 // SPDX-License-Identifier: GPL-2.0-only 72 struct atmel_tcb_pwm_device *tcbpwm = &tcbpwmc->pwms[pwm->hwpwm]; in atmel_tcb_pwm_request() 76 ret = clk_prepare_enable(tcbpwmc->clk); in atmel_tcb_pwm_request() 80 tcbpwm->duty = 0; in atmel_tcb_pwm_request() 81 tcbpwm->period = 0; in atmel_tcb_pwm_request() 82 tcbpwm->div = 0; in atmel_tcb_pwm_request() 84 guard(spinlock)(&tcbpwmc->lock); in atmel_tcb_pwm_request() 86 regmap_read(tcbpwmc->regmap, ATMEL_TC_REG(tcbpwmc->channel, CMR), &cmr); in atmel_tcb_pwm_request() 92 if (pwm->hwpwm == 0) in atmel_tcb_pwm_request() 93 regmap_read(tcbpwmc->regmap, in atmel_tcb_pwm_request() [all …]
|
/linux/drivers/clk/at91/ |
H A D | at91rm9200.c | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <linux/clk-provider.h> 6 #include <dt-bindings/clock/at91.h> 88 i = of_property_match_string(np, "clock-names", "slow_xtal"); in at91rm9200_pmc_setup() 94 i = of_property_match_string(np, "clock-names", "main_xtal"); in at91rm9200_pmc_setup() 109 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in at91rm9200_pmc_setup() 120 at91rm9200_pmc->chws[PMC_MAIN] = hw; in at91rm9200_pmc_setup() 128 at91rm9200_pmc->chws[PMC_PLLACK] = hw; in at91rm9200_pmc_setup() 136 at91rm9200_pmc->chws[PMC_PLLBCK] = hw; in at91rm9200_pmc_setup() 158 at91rm9200_pmc->chws[PMC_MCK] = hw; in at91rm9200_pmc_setup() [all …]
|