Searched full:andestech (Results 1 – 11 of 11) sorted by relevance
| /linux/Documentation/devicetree/bindings/cache/ |
| H A D | andestech,ax45mp-cache.yaml | 5 $id: http://devicetree.org/schemas/cache/andestech,ax45mp-cache.yaml#
8 title: Andestech AX45MP L2 Cache Controller
23 - andestech,ax45mp-cache
31 - const: andestech,ax45mp-cache
73 compatible = "andestech,ax45mp-cache", "cache";
|
| /linux/arch/riscv/boot/dts/renesas/ |
| H A D | r9a07g043f.dtsi | 21 compatible = "andestech,ax45mp", "riscv";
42 compatible = "andestech,cpu-intc", "riscv,cpu-intc";
133 compatible = "renesas,r9a07g043-plic", "andestech,nceplic100";
146 compatible = "andestech,ax45mp-cache", "cache";
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | faraday,ftmac.txt | 7 "andestech,atmac100"
|
| /linux/Documentation/devicetree/bindings/serial/ |
| H A D | 8250.yaml | 81 - andestech,uart16550
239 compatible = "andestech,uart16550", "ns16550a";
|
| /linux/drivers/irqchip/ |
| H A D | irq-riscv-intc.c | 239 if (of_device_is_compatible(node, "andestech,cpu-intc")) { in riscv_intc_init()
249 IRQCHIP_DECLARE(andes, "andestech,cpu-intc", riscv_intc_init);
|
| H A D | irq-sifive-plic.c | 429 { .compatible = "andestech,nceplic100",
|
| /linux/Documentation/devicetree/bindings/interrupt-controller/ |
| H A D | riscv,cpu-intc.yaml | 41 - const: andestech,cpu-intc
|
| /linux/drivers/cache/ |
| H A D | ax45mp_cache.c | 175 { .compatible = "andestech,ax45mp-cache" },
|
| /linux/Documentation/devicetree/bindings/riscv/ |
| H A D | cpus.yaml | 36 - andestech,ax45mp
|
| /linux/arch/riscv/kernel/ |
| H A D | module-sections.c | 5 * Copyright (C) 2018 Andes Technology Corporation <zong@andestech.com>
|
| /linux/drivers/net/ethernet/faraday/ |
| H A D | ftmac100.c | 1240 { .compatible = "andestech,atmac100" },
|