Home
last modified time | relevance | path

Searched full:andestech (Results 1 – 16 of 16) sorted by relevance

/linux/arch/riscv/boot/dts/andes/
H A Dqilai.dtsi20 compatible = "andestech,ax45mp", "riscv";
38 compatible = "andestech,cpu-intc", "riscv,cpu-intc";
45 compatible = "andestech,ax45mp", "riscv";
63 compatible = "andestech,cpu-intc",
71 compatible = "andestech,ax45mp", "riscv";
89 compatible = "andestech,cpu-intc",
97 compatible = "andestech,ax45mp", "riscv";
115 compatible = "andestech,cpu-intc",
131 compatible = "andestech,qilai-plmt", "andestech,plmt0";
140 compatible = "andestech,qilai-ax45mp-cache",
[all …]
H A Dqilai-voyager.dts10 compatible = "andestech,voyager", "andestech,qilai";
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dandestech,plicsw.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/andestech,plicsw.yaml#
19 - Ben Zong-You Xie <ben717@andestech.com>
25 - andestech,qilai-plicsw
26 - const: andestech,plicsw
48 compatible = "andestech,qilai-plicsw", "andestech,plicsw";
H A Driscv,cpu-intc.yaml41 - const: andestech,cpu-intc
/linux/Documentation/devicetree/bindings/timer/
H A Dandestech,plmt0.yaml4 $id: http://devicetree.org/schemas/timer/andestech,plmt0.yaml#
17 - Ben Zong-You Xie <ben717@andestech.com>
23 - andestech,qilai-plmt
24 - const: andestech,plmt0
47 compatible = "andestech,qilai-plmt", "andestech,plmt0";
/linux/Documentation/devicetree/bindings/rtc/
H A Dandestech,atcrtc100.yaml4 $id: http://devicetree.org/schemas/rtc/andestech,atcrtc100.yaml#
10 - CL Wang <cl634@andestech.com>
18 - andestech,atcrtc100
40 compatible = "andestech,atcrtc100";
/linux/Documentation/devicetree/bindings/riscv/
H A Dandes.yaml10 - Ben Zong-You Xie <ben717@andestech.com>
22 - andestech,voyager
23 - const: andestech,qilai
H A Dextensions.yaml882 https://www.andestech.com/wp-content/uploads/AX45MP-1C-Rev.-5.0.0-Datasheet.pdf
/linux/Documentation/devicetree/bindings/net/
H A Dfaraday,ftmac.txt7 "andestech,atmac100"
/linux/drivers/watchdog/
H A Datcwdt200_wdt.c455 clk_src = device_property_read_u32(dev, "andestech,clock-source", &val); in atcwdt_enable_clk()
553 { .compatible = "andestech,ae350-wdt" },
580 MODULE_AUTHOR("CL Wang <cl634@andestech.com>");
/linux/drivers/rtc/
H A Drtc-atcrtc100.c363 { .compatible = "andestech,atcrtc100" },
379 MODULE_AUTHOR("CL Wang <cl634@andestech.com>");
/linux/drivers/cache/
H A Dax45mp_cache.c175 { .compatible = "andestech,ax45mp-cache" },
/linux/drivers/spi/
H A Dspi-atcspi200.c641 { .compatible = "andestech,ae350-spi", },
657 MODULE_AUTHOR("CL Wang <cl634@andestech.com>");
/linux/drivers/irqchip/
H A Dirq-sifive-plic.c529 { .compatible = "andestech,nceplic100",
/linux/drivers/net/ethernet/faraday/
H A Dftmac100.c1239 { .compatible = "andestech,atmac100" },
/linux/
H A DMAINTAINERS1978 M: CL Wang <cl634@andestech.com>
1980 F: Documentation/devicetree/bindings/spi/andestech,ae350-spi.yaml
1984 M: CL Wang <cl634@andestech.com>
1986 F: Documentation/devicetree/bindings/watchdog/andestech,ae350-wdt.yaml
4230 M: CL Wang <cl634@andestech.com>
4232 F: Documentation/devicetree/bindings/rtc/andestech,atcrtc100.yaml
20803 M: Randolph Lin <randolph@andestech.com>
20806 F: Documentation/devicetree/bindings/pci/andestech,qilai-pcie.yaml
23468 M: Ben Zong-You Xie <ben717@andestech.com>
23471 F: Documentation/devicetree/bindings/interrupt-controller/andestech,plicsw.yaml
[all …]