Home
last modified time | relevance | path

Searched full:anatop (Results 1 – 22 of 22) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/soc/imx/
H A Dfsl,imx-anatop.yaml4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx-anatop.yaml#
7 title: ANATOP register
18 - fsl,imx6sl-anatop
19 - fsl,imx6sll-anatop
20 - fsl,imx6sx-anatop
21 - fsl,imx6ul-anatop
22 - fsl,imx7d-anatop
23 - const: fsl,imx6q-anatop
27 - const: fsl,imx6q-anatop
50 $ref: /schemas/regulator/anatop-regulator.yaml
[all …]
/freebsd/sys/contrib/device-tree/Bindings/regulator/
H A Danatop-regulator.yaml4 $id: http://devicetree.org/schemas/regulator/anatop-regulator.yaml#
7 title: Freescale Anatop Voltage Regulators
17 const: fsl,anatop-regulator
21 anatop-reg-offset:
23 description: u32 value representing the anatop MFD register offset.
25 anatop-vol-bit-shift:
29 anatop-vol-bit-width:
33 anatop-min-bit-val:
37 anatop-min-voltage:
41 anatop-max-voltage:
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dfsl,imx8m-anatop.yaml4 $id: http://devicetree.org/schemas/clock/fsl,imx8m-anatop.yaml#
7 title: NXP i.MX8M Family Anatop Module
13 NXP i.MX8M Family anatop PLL module which generates PLL to CCM root.
19 - fsl,imx8mm-anatop
20 - fsl,imx8mq-anatop
23 - fsl,imx8mn-anatop
24 - fsl,imx8mp-anatop
25 - const: fsl,imx8mm-anatop
45 anatop: clock-controller@30360000 {
46 compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop";
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6sl.dtsi522 anatop: anatop@20c8000 { label
523 compatible = "fsl,imx6sl-anatop",
524 "fsl,imx6q-anatop",
532 compatible = "fsl,anatop-regulator";
537 anatop-reg-offset = <0x110>;
538 anatop-vol-bit-shift = <8>;
539 anatop-vol-bit-width = <5>;
540 anatop-min-bit-val = <4>;
541 anatop-min-voltage = <800000>;
542 anatop-max-voltage = <1375000>;
[all …]
H A Dimx6qdl.dtsi689 anatop: anatop@20c8000 { label
690 compatible = "fsl,imx6q-anatop", "syscon", "simple-mfd";
697 compatible = "fsl,anatop-regulator";
702 anatop-reg-offset = <0x110>;
703 anatop-vol-bit-shift = <8>;
704 anatop-vol-bit-width = <5>;
705 anatop-min-bit-val = <4>;
706 anatop-min-voltage = <800000>;
707 anatop-max-voltage = <1375000>;
708 anatop-enable-bit = <0>;
[all …]
H A Dimx6sx.dtsi614 anatop: anatop@20c8000 { label
615 compatible = "fsl,imx6sx-anatop", "fsl,imx6q-anatop",
623 compatible = "fsl,anatop-regulator";
628 anatop-reg-offset = <0x110>;
629 anatop-vol-bit-shift = <8>;
630 anatop-vol-bit-width = <5>;
631 anatop-min-bit-val = <4>;
632 anatop-min-voltage = <800000>;
633 anatop-max-voltage = <1375000>;
634 anatop-enable-bit = <0>;
[all …]
H A Dimx6ul.dtsi585 anatop: anatop@20c8000 { label
586 compatible = "fsl,imx6ul-anatop", "fsl,imx6q-anatop",
594 compatible = "fsl,anatop-regulator";
598 anatop-reg-offset = <0x120>;
599 anatop-vol-bit-shift = <8>;
600 anatop-vol-bit-width = <5>;
601 anatop-min-bit-val = <0>;
602 anatop-min-voltage = <2625000>;
603 anatop-max-voltage = <3400000>;
604 anatop-enable-bit = <0>;
[all …]
H A Dimx6sll.dtsi502 anatop: anatop@20c8000 { label
503 compatible = "fsl,imx6sll-anatop",
504 "fsl,imx6q-anatop",
512 compatible = "fsl,anatop-regulator";
516 anatop-reg-offset = <0x120>;
517 anatop-vol-bit-shift = <8>;
518 anatop-vol-bit-width = <5>;
519 anatop-min-bit-val = <0>;
520 anatop-min-voltage = <2625000>;
521 anatop-max-voltage = <3400000>;
[all …]
H A Dimx7s.dtsi577 anatop: anatop@30360000 { label
578 compatible = "fsl,imx7d-anatop", "fsl,imx6q-anatop",
585 compatible = "fsl,anatop-regulator";
589 anatop-reg-offset = <0x210>;
590 anatop-vol-bit-shift = <8>;
591 anatop-vol-bit-width = <5>;
592 anatop-min-bit-val = <8>;
593 anatop-min-voltage = <800000>;
594 anatop-max-voltage = <1200000>;
595 anatop-enable-bit = <0>;
[all …]
H A Dimxrt1050.dtsi46 anatop: anatop@400d8000 { label
47 compatible = "fsl,imxrt-anatop";
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dmxs-usb-phy.txt15 - fsl,anatop: phandle for anatop register, it is only for imx6 SoC series
32 fsl,anatop = <&anatop>;
H A Dfsl,mxs-usbphy.yaml54 fsl,anatop:
56 phandle for anatop register, it is only for imx6 SoC series.
118 - fsl,anatop
143 fsl,anatop = <&anatop>;
/freebsd/sys/contrib/device-tree/Bindings/thermal/
H A Dimx-thermal.yaml49 description: Phandle to anatop system controller node.
98 anatop@20c8000 {
99 compatible = "fsl,imx6q-anatop", "syscon", "simple-mfd";
108 fsl,tempmon = <&anatop>;
/freebsd/sys/contrib/device-tree/src/arm/nxp/vf/
H A Dvfxxx.dtsi372 anatop: anatop@40050000 { label
373 compatible = "fsl,vf610-anatop", "syscon";
382 fsl,anatop = <&anatop>;
391 fsl,anatop = <&anatop>;
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dsyscon.yaml68 - fsl,vf610-anatop
174 - fsl,vf610-anatop
/freebsd/sys/arm/freescale/imx/
H A Dimx6_anatopvar.h35 * anatop device (because of newbus hierarchical resource management), but other
H A Dimx6_anatop.c45 * I have no idea where the "anatop" name comes from. It's in the standard DTS
729 * Some day, when we're ready to deal with the actual anatop regulators in imx6_anatop_attach()
774 if (ofw_bus_is_compatible(dev, "fsl,imx6q-anatop") == 0) in imx6_anatop_probe()
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mn.dtsi601 anatop: clock-controller@30360000 { label
602 compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop";
H A Dimx8mp.dtsi711 anatop: clock-controller@30360000 { label
712 compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop";
H A Dimx8mm.dtsi595 anatop: clock-controller@30360000 { label
596 compatible = "fsl,imx8mm-anatop";
H A Dimx8mq.dtsi811 anatop: clock-controller@30360000 { label
812 compatible = "fsl,imx8mq-anatop";
H A Dimx93.dtsi541 compatible = "fsl,imx93-anatop";