Home
last modified time | relevance | path

Searched full:a3xx (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/msm/adreno/
H A Da3xx_gpu.h16 #include "a3xx.xml.h"
H A Da3xx_catalog.c88 DECLARE_ADRENO_GPULIST(a3xx);
H A Da3xx_gpu.c312 * for a2xx and a3xx.. we could possibly push that part down to in a3xx_hw_init()
552 DRM_DEV_ERROR(dev->dev, "no a3xx device\n"); in a3xx_gpu_init()
/linux/drivers/gpu/drm/msm/registers/
H A Dfreedreno_copyright.xml13 many a3xx/a4xx contributions
/linux/drivers/gpu/drm/msm/
H A Dmsm_ringbuffer.h130 /* ringbuffer helpers (the parts that are same for a3xx/a2xx/z180..) */
H A DNOTES16 + and either a2xx or a3xx 3d core.
H A DMakefile220 generated/a3xx.xml.h \
H A Dmsm_gpu.h37 * + a3xx or a2xx 3d core, which share a common CP (the firmware
/linux/Documentation/devicetree/bindings/display/msm/
H A Dgpu.yaml90 phandle to the On Chip Memory (OCMEM) that's present on some a3xx and
465 // Example a3xx/4xx:
/linux/drivers/gpu/drm/msm/registers/adreno/
H A Da4xx.xml70 <!-- hmm, shifted one compared to a3xx?!? -->
337 on a3xx the countable #'s from AMD_performance_monitor disagreed with
342 <!-- first ctr at least seems same as a3xx, so we can measure freq -->
936 common value is 2, like on a3xx..
1661 <!-- TODO double check.. for now assume same as a3xx -->
2032 <!-- I guess same as a3xx, but so far only seen 08000050 -->
2368 like a3xx we seem to have two LAYERSZ's.. although this one
H A Da6xx.xml1429 <!-- guess based on a3xx and meaning of bits 8 and 9
1723 WAIT_RB_IDLE_ALL_TRI on a3xx. It's used in GMEM mode for
1730 <!-- this probably has the same meaning as a3xx GRAS_SC_CONTROL::RASTER_MODE -->
1736 <!-- I'm guessing this is the same as a3xx -->
3706 Seems to be the same as a3xx. The maximum stack
3710 size of the PC? a3xx docs say it's 16 bits
3763 a3xx. The ldp/stp offset formula above isn't affected by
4249 This enum is probably similar in purpose to SNORMMODE on a3xx,
4653 A3xx field, except that it's not necessary to set it to anything but the maximum, since
H A Da2xx.xml1050 any rate, MH_MMU_CONFIG shows up in places in a3xx firmware where
1052 register on a3xx.. so moving this back into A2XX domain:
H A Da3xx.xml558 <domain name="A3XX" width="32">
633 to CP_INT_STATUS in a2xx firmware), so this seems to be the a3xx