Home
last modified time | relevance | path

Searched full:zicond (Results 1 – 7 of 7) sorted by relevance

/linux/arch/riscv/boot/dts/sophgo/
H A Dsg2044-cpus.dtsi36 "zicntr", "zicond","zicsr", "zifencei",
72 "zicntr", "zicond","zicsr", "zifencei",
108 "zicntr", "zicond","zicsr", "zifencei",
144 "zicntr", "zicond","zicsr", "zifencei",
180 "zicntr", "zicond","zicsr", "zifencei",
216 "zicntr", "zicond","zicsr", "zifencei",
252 "zicntr", "zicond","zicsr", "zifencei",
288 "zicntr", "zicond","zicsr", "zifencei",
324 "zicntr", "zicond","zicsr", "zifencei",
360 "zicntr", "zicond","zicsr", "zifencei",
[all …]
/linux/arch/riscv/boot/dts/spacemit/
H A Dk1.dtsi59 "zicbop", "zicboz", "zicntr", "zicond", "zicsr",
89 "zicbop", "zicboz", "zicntr", "zicond", "zicsr",
119 "zicbop", "zicboz", "zicntr", "zicond", "zicsr",
149 "zicbop", "zicboz", "zicntr", "zicond", "zicsr",
179 "zicbop", "zicboz", "zicntr", "zicond", "zicsr",
209 "zicbop", "zicboz", "zicntr", "zicond", "zicsr",
239 "zicbop", "zicboz", "zicntr", "zicond", "zicsr",
269 "zicbop", "zicboz", "zicntr", "zicond", "zicsr",
/linux/Documentation/devicetree/bindings/riscv/
H A Dextensions.yaml478 - const: zicond
480 The standard Zicond extension for conditional arithmetic and
482 ("Add changes requested by Ved during signoff") of riscv-zicond.
/linux/Documentation/arch/riscv/
H A Dhwprobe.rst189 * :c:macro:`RISCV_HWPROBE_EXT_ZICOND`: The Zicond extension is supported as
190 defined in the RISC-V Integer Conditional (Zicond) operations extension
/linux/tools/testing/selftests/kvm/riscv/
H A Dget-reg-list.c551 KVM_ISA_EXT_ARR(ZICOND), in isa_ext_single_id_to_str()
1192 KVM_ISA_EXT_SIMPLE_CONFIG(zicond, ZICOND);
/linux/arch/riscv/kernel/
H A Dsys_hwprobe.c130 EXT_KEY(ZICOND); in hwprobe_isa_ext0()
H A Dcpufeature.c487 __RISCV_ISA_EXT_DATA(zicond, RISCV_ISA_EXT_ZICOND),