Home
last modified time | relevance | path

Searched +full:vpu +full:- +full:side (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/media/platform/mediatek/vcodec/encoder/venc/
H A Dvenc_h264_if.c1 // SPDX-License-Identifier: GPL-2.0
27 * enum venc_h264_frame_type - h264 encoder output bitstream frame type
37 * enum venc_h264_vpu_work_buf - h264 encoder buffer index
53 * enum venc_h264_bs_mode - for bs_mode argument in h264_enc_vpu_encode
62 * struct venc_h264_vpu_config - Structure for h264 encoder configuration
63 * AP-W/R : AP is writer/reader on this item
64 * VPU-W/R: VPU is write/reader on this item
97 * struct venc_h264_vpu_buf - Structure for buffer information
98 * AP-W/R : AP is writer/reader on this item
99 * VPU-W/R: VPU is write/reader on this item
[all …]
H A Dvenc_vp8_if.c1 // SPDX-License-Identifier: GPL-2.0
27 * enum venc_vp8_vpu_work_buf - vp8 encoder buffer index
47 * struct venc_vp8_vpu_config - Structure for vp8 encoder configuration
48 * AP-W/R : AP is writer/reader on this item
49 * VPU-W/R: VPU is write/reader on this item
62 * support three temporal layers - 0: 7.5fps 1: 7.5fps 2: 15fps.
77 * struct venc_vp8_vpu_buf - Structure for buffer information
78 * AP-W/R : AP is writer/reader on this item
79 * VPU-W/R: VPU is write/reader on this item
81 * @vpua: VPU side memory addr which is used by RC_CODE
[all …]
/linux/drivers/media/platform/mediatek/vcodec/encoder/
H A Dvenc_vpu_if.h1 /* SPDX-License-Identifier: GPL-2.0 */
13 * struct venc_vpu_inst - encoder VPU driver instance
14 * @wq_hd: wait queue used for vpu cmd trigger then wait vpu interrupt done
15 * @signaled: flag used for checking vpu interrupt done
16 * @failure: flag to show vpu cmd succeeds or not
20 * @inst_addr: VPU instance addr
21 * @vsi: driver structure allocated by VPU side and shared to AP side for
23 * @id: the id of inter-processor interrupt
40 int vpu_enc_init(struct venc_vpu_inst *vpu);
41 int vpu_enc_set_param(struct venc_vpu_inst *vpu,
[all …]
/linux/drivers/media/platform/mediatek/vcodec/decoder/
H A Dvdec_vpu_if.h1 /* SPDX-License-Identifier: GPL-2.0 */
13 * struct vdec_vpu_inst - VPU instance for video codec
16 * @vsi : driver structure allocated by VPU side and shared to AP side
18 * @failure : VPU execution result status, 0: success, others: fail
19 * @inst_addr : VPU decoder instance address
23 * @signaled : 1 - Host has received ack message from VPU, 0 - not received
25 * @wq : wait queue to wait VPU message ack
49 * vpu_dec_init - init decoder instance and allocate required resource in VPU.
51 * @vpu: instance for vdec_vpu_inst
53 int vpu_dec_init(struct vdec_vpu_inst *vpu);
[all …]
/linux/Documentation/devicetree/bindings/soc/bcm/
H A Dbrcm,bcm2835-vchiq.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/bcm/brcm,bcm2835-vchiq.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Nicolas Saenz Julienne <nsaenz@kernel.org>
14 to communicate with the VPU-side OS services.
19 - description: BCM2835 based boards
21 - enum:
22 - brcm,bcm2835-vchiq
24 - description: BCM2836/BCM2837 based boards
[all …]
/linux/drivers/media/platform/verisilicon/
H A Dhantro_v4l2.c1 // SPDX-License-Identifier: GPL-2.0
3 * Hantro VPU codec driver
7 * Alpha Lin <Alpha.Lin@rock-chips.com>
8 * Jeffy Chen <jeffy.chen@rock-chips.com>
13 * Based on s5p-mfc driver by Samsung Electronics Co., Ltd.
14 * Copyright (C) 2010-2011 Samsung Electronics Co., Ltd.
23 #include <media/v4l2-ctrls.h>
24 #include <media/v4l2-event.h>
25 #include <media/v4l2-mem2mem.h>
49 if (ctx->is_encoder) { in hantro_get_formats()
[all …]
/linux/drivers/soc/dove/
H A Dpmu.c1 // SPDX-License-Identifier: GPL-2.0
14 #include <linux/reset-controller.h>
54 spin_lock_irqsave(&pmu->lock, flags); in pmu_reset_reset()
55 val = readl_relaxed(pmu->pmc_base + PMC_SW_RST); in pmu_reset_reset()
56 writel_relaxed(val & ~BIT(id), pmu->pmc_base + PMC_SW_RST); in pmu_reset_reset()
57 writel_relaxed(val | BIT(id), pmu->pmc_base + PMC_SW_RST); in pmu_reset_reset()
58 spin_unlock_irqrestore(&pmu->lock, flags); in pmu_reset_reset()
69 spin_lock_irqsave(&pmu->lock, flags); in pmu_reset_assert()
70 val &= readl_relaxed(pmu->pmc_base + PMC_SW_RST); in pmu_reset_assert()
71 writel_relaxed(val, pmu->pmc_base + PMC_SW_RST); in pmu_reset_assert()
[all …]
/linux/include/uapi/drm/
H A Dradeon_drm.h1 /* radeon_drm.h -- Public header for the radeon driver -*- linux-c -*-
66 #define RADEON_UPLOAD_CLIPRECTS 0x00008000 /* handled client-side */
72 /* New style per-packet identifiers for use in cmd_buffer ioctl with
183 #define RADEON_CMD_WAIT 8 /* emit hw wait commands -- note:
234 /* these two defines are DOING IT WRONG - however
261 } vpu; member
332 * a 1K-byte boundary.
336 #define RADEON_OFFSET_MASK (RADEON_OFFSET_ALIGN - 1)
450 /* Counters for client-side throttling of rendering clients.
640 /* v1.2 - obsoletes drm_radeon_vertex and drm_radeon_indices
[all …]
/linux/drivers/staging/media/sunxi/cedrus/
H A Dcedrus_h265.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Cedrus VPU driver
13 #include <media/videobuf2-dma-contig.h>
20 * These are the sizes for side buffers required by the hardware for storing
22 * implementations, that were initially exposed in libvdpau-sunxi.
59 struct cedrus_dev *dev = ctx->dev; in cedrus_h265_irq_status()
74 struct cedrus_dev *dev = ctx->dev; in cedrus_h265_irq_clear()
81 struct cedrus_dev *dev = ctx->dev; in cedrus_h265_irq_disable()
101 size -= sizeof(u32); in cedrus_h265_sram_write_data()
111 return cedrus_buf->codec.h265.mv_col_buf_dma + in cedrus_h265_frame_info_mv_col_buf_addr()
[all …]
/linux/drivers/media/usb/pvrusb2/
H A Dpvrusb2-hdw.c1 // SPDX-License-Identifier: GPL-2.0-only
13 #include <media/v4l2-common.h>
16 #include "pvrusb2-std.h"
17 #include "pvrusb2-util.h"
18 #include "pvrusb2-hdw.h"
19 #include "pvrusb2-i2c-core.h"
20 #include "pvrusb2-eeprom.h"
21 #include "pvrusb2-hdw-internal.h"
22 #include "pvrusb2-encoder.h"
23 #include "pvrusb2-debug.h"
[all …]
/linux/drivers/media/platform/chips-media/coda/
H A Dcoda-bit.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Coda multi-standard codec IP - BIT processor functions
6 * Javier Martin, <javier.martin@vista-silicon.com>
8 * Copyright (C) 2012-2014 Philipp Zabel, Pengutronix
21 #include <media/v4l2-common.h>
22 #include <media/v4l2-ctrls.h>
23 #include <media/v4l2-fh.h>
24 #include <media/v4l2-mem2mem.h>
25 #include <media/videobuf2-v4l2.h>
26 #include <media/videobuf2-dma-contig.h>
[all …]