/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/ |
H A D | dcn_calc_auto.c | 40 void scaler_settings_calculation(struct dcn_bw_internal_vars *v) in scaler_settings_calculation() argument 43 for (k = 0; k <= v->number_of_active_planes - 1; k++) { in scaler_settings_calculation() 44 if (v->allow_different_hratio_vratio == dcn_bw_yes) { in scaler_settings_calculation() 45 if (v->source_scan[k] == dcn_bw_hor) { in scaler_settings_calculation() 46 v->h_ratio[k] = v->viewport_width[k] / v->scaler_rec_out_width[k]; in scaler_settings_calculation() 47 v->v_ratio[k] = v->viewport_height[k] / v->scaler_recout_height[k]; in scaler_settings_calculation() 50 v->h_ratio[k] = v->viewport_height[k] / v->scaler_rec_out_width[k]; in scaler_settings_calculation() 51 v->v_ratio[k] = v->viewport_width[k] / v->scaler_recout_height[k]; in scaler_settings_calculation() 55 if (v->source_scan[k] == dcn_bw_hor) { in scaler_settings_calculation() 56 …v->h_ratio[k] =dcn_bw_max2(v->viewport_width[k] / v->scaler_rec_out_width[k], v->viewport_height[k… in scaler_settings_calculation() [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
H A D | display_mode_vba_30.c | 397 struct vba_vars_st *v, 1855 struct vba_vars_st *v = &mode_lib->vba; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() local 1858 unsigned int PrefetchMode = v->PrefetchModePerState[v->VoltageLevel][v->maxMpcComb]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1865 v->WritebackDISPCLK = 0.0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1866 v->DISPCLKWithRamping = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1867 v->DISPCLKWithoutRamping = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1868 v->GlobalDPPCLK = 0.0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1870 v->IdealSDPPortBandwidthPerState[v->VoltageLevel][v->maxMpcComb] = dml_min3( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1871 v->ReturnBusWidth * v->DCFCLK, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1872 v->DRAMSpeedPerState[v->VoltageLevel] * v->NumberOfChannels * v->DRAMChannelWidth, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
H A D | display_mode_vba_31.c | 1746 struct vba_vars_st *v = &mode_lib->vba; local 1754 if (!v->IgnoreViewportPositioning) { 1782 dml_print("DML::%s: IgnoreViewportPositioning = %d\n", __func__, v->IgnoreViewportPositioning); 1828 struct vba_vars_st *v = &mode_lib->vba; local 1863 MPDEBytesFrame = 128 * (v->GPUVMMaxPageTableLevels - 1); 1884 if (GPUVMEnable == true && v->GPUVMMaxPageTableLevels > 1) { 1898 ExtraDPDEBytesFrame = 128 * (v->GPUVMMaxPageTableLevels - 2); 1991 struct vba_vars_st *v = &mode_lib->vba; local 1998 int PrefetchMode = v->PrefetchModePerState[v->VoltageLevel][v->maxMpcComb]; 2000 v->WritebackDISPCLK = 0.0; [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
H A D | display_mode_vba_314.c | 1763 struct vba_vars_st *v = &mode_lib->vba; local 1771 if (!v->IgnoreViewportPositioning) { 1799 dml_print("DML::%s: IgnoreViewportPositioning = %d\n", __func__, v->IgnoreViewportPositioning); 1845 struct vba_vars_st *v = &mode_lib->vba; local 1880 MPDEBytesFrame = 128 * (v->GPUVMMaxPageTableLevels - 1); 1901 if (GPUVMEnable == true && v->GPUVMMaxPageTableLevels > 1) { 1915 ExtraDPDEBytesFrame = 128 * (v->GPUVMMaxPageTableLevels - 2); 2008 struct vba_vars_st *v = &mode_lib->vba; local 2015 int PrefetchMode = v->PrefetchModePerState[v->VoltageLevel][v->maxMpcComb]; 2017 v->WritebackDISPCLK = 0.0; [all …]
|
/linux/drivers/media/platform/nxp/ |
H A D | imx-pxp.h | 19 #define BF_PXP_CTRL_SFTRST(v) \ argument 20 (((v) << 31) & BM_PXP_CTRL_SFTRST) 22 #define BF_PXP_CTRL_CLKGATE(v) \ argument 23 (((v) << 30) & BM_PXP_CTRL_CLKGATE) 25 #define BF_PXP_CTRL_RSVD4(v) \ argument 26 (((v) << 29) & BM_PXP_CTRL_RSVD4) 28 #define BF_PXP_CTRL_EN_REPEAT(v) \ argument 29 (((v) << 28) & BM_PXP_CTRL_EN_REPEAT) 31 #define BF_PXP_CTRL_ENABLE_ROTATE1(v) \ argument 32 (((v) << 27) & BM_PXP_CTRL_ENABLE_ROTATE1) [all …]
|
/linux/sound/soc/qcom/ |
H A D | lpass-lpaif-reg.h | 11 #define LPAIF_I2SCTL_REG_ADDR(v, addr, port) \ argument 12 (v->i2sctrl_reg_base + (addr) + v->i2sctrl_reg_stride * (port)) 14 #define LPAIF_I2SCTL_REG(v, port) LPAIF_I2SCTL_REG_ADDR(v, 0x0, (port)) argument 68 #define LPAIF_IRQ_REG_ADDR(v, addr, port) \ argument 69 (v->irq_reg_base + (addr) + v->irq_reg_stride * (port)) 73 #define LPAIF_IRQEN_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0x0, (port)) argument 74 #define LPAIF_IRQSTAT_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0x4, (port)) argument 75 #define LPAIF_IRQCLEAR_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0xC, (port)) argument 78 #define LPAIF_RXTX_IRQ_REG_ADDR(v, addr, port) \ argument 79 (v->rxtx_irq_reg_base + (addr) + v->rxtx_irq_reg_stride * (port)) [all …]
|
/linux/arch/x86/lib/ |
H A D | atomic64_386_32.S | 27 IRQ_SAVE v; 32 IRQ_RESTORE v; \ 35 #define v %ecx macro 37 movl (v), %eax 38 movl 4(v), %edx 41 #undef v 43 #define v %esi macro 45 movl %ebx, (v) 46 movl %ecx, 4(v) 49 #undef v [all …]
|
/linux/drivers/media/platform/verisilicon/ |
H A D | rockchip_vpu2_hw_h264_dec.c | 28 #define VDPU_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument 30 #define VDPU_REG_DEC_ADV_PRE_DIS(v) ((v) ? BIT(11) : 0) argument 31 #define VDPU_REG_DEC_SCMD_DIS(v) ((v) ? BIT(10) : 0) argument 32 #define VDPU_REG_FILTERING_DIS(v) ((v) ? BIT(8) : 0) argument 33 #define VDPU_REG_PIC_FIXED_QUANT(v) ((v) ? BIT(7) : 0) argument 34 #define VDPU_REG_DEC_LATENCY(v) (((v) << 1) & GENMASK(6, 1)) argument 36 #define VDPU_REG_INIT_QP(v) (((v) << 25) & GENMASK(30, 25)) argument 37 #define VDPU_REG_STREAM_LEN(v) (((v) << 0) & GENMASK(23, 0)) argument 39 #define VDPU_REG_APF_THRESHOLD(v) (((v) << 17) & GENMASK(30, 17)) argument 40 #define VDPU_REG_STARTMB_X(v) (((v) << 8) & GENMASK(16, 8)) argument [all …]
|
H A D | rockchip_vpu2_hw_mpeg2_dec.c | 23 #define VDPU_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument 25 #define VDPU_REG_DEC_ADV_PRE_DIS(v) ((v) ? BIT(11) : 0) argument 26 #define VDPU_REG_DEC_SCMD_DIS(v) ((v) ? BIT(10) : 0) argument 27 #define VDPU_REG_FILTERING_DIS(v) ((v) ? BIT(8) : 0) argument 28 #define VDPU_REG_DEC_LATENCY(v) (((v) << 1) & GENMASK(6, 1)) argument 30 #define VDPU_REG_INIT_QP(v) (((v) << 25) & GENMASK(30, 25)) argument 31 #define VDPU_REG_STREAM_LEN(v) (((v) << 0) & GENMASK(23, 0)) argument 33 #define VDPU_REG_APF_THRESHOLD(v) (((v) << 17) & GENMASK(30, 17)) argument 34 #define VDPU_REG_STARTMB_X(v) (((v) << 8) & GENMASK(16, 8)) argument 35 #define VDPU_REG_STARTMB_Y(v) (((v) << 0) & GENMASK(7, 0)) argument [all …]
|
H A D | hantro_g1_mpeg2_dec.c | 25 #define G1_REG_DEC_AXI_RD_ID(v) (((v) << 24) & GENMASK(31, 24)) argument 26 #define G1_REG_DEC_TIMEOUT_E(v) ((v) ? BIT(23) : 0) argument 27 #define G1_REG_DEC_STRSWAP32_E(v) ((v) ? BIT(22) : 0) argument 28 #define G1_REG_DEC_STRENDIAN_E(v) ((v) ? BIT(21) : 0) argument 29 #define G1_REG_DEC_INSWAP32_E(v) ((v) ? BIT(20) : 0) argument 30 #define G1_REG_DEC_OUTSWAP32_E(v) ((v) ? BIT(19) : 0) argument 31 #define G1_REG_DEC_DATA_DISC_E(v) ((v) ? BIT(18) : 0) argument 32 #define G1_REG_DEC_LATENCY(v) (((v) << 11) & GENMASK(16, 11)) argument 33 #define G1_REG_DEC_CLK_GATE_E(v) ((v) ? BIT(10) : 0) argument 34 #define G1_REG_DEC_IN_ENDIAN(v) ((v) ? BIT(9) : 0) argument [all …]
|
/linux/arch/sh/mm/ |
H A D | flush-sh4.c | 16 reg_size_t aligned_start, v, cnt, end; in sh4__flush_wback_region() local 19 v = aligned_start & ~(L1_CACHE_BYTES-1); in sh4__flush_wback_region() 22 cnt = (end - v) / L1_CACHE_BYTES; in sh4__flush_wback_region() 25 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 26 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 27 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 28 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 29 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 30 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 31 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() [all …]
|
/linux/drivers/staging/media/sunxi/sun6i-isp/ |
H A D | sun6i_isp_reg.h | 21 #define SUN6I_ISP_FE_CFG_SRC0_MODE(v) (((v) << 8) & GENMASK(9, 8)) argument 22 #define SUN6I_ISP_FE_CFG_SRC1_MODE(v) (((v) << 16) & GENMASK(17, 16)) argument 33 #define SUN6I_ISP_FE_CTRL_OUTPUT_SPEED_CTRL(v) (((v) << 16) & GENMASK(17, 16)) argument 104 #define SUN6I_ISP_MODE_INPUT_FMT(v) ((v) & GENMASK(2, 0)) argument 105 #define SUN6I_ISP_MODE_INPUT_YUV_SEQ(v) (((v) << 3) & GENMASK(4, 3)) argument 106 #define SUN6I_ISP_MODE_OTF_DPC(v) (((v) << 16) & BIT(16)) argument 107 #define SUN6I_ISP_MODE_SHARP(v) (((v) << 17) & BIT(17)) argument 108 #define SUN6I_ISP_MODE_HIST(v) (((v) << 20) & GENMASK(21, 20)) argument 123 #define SUN6I_ISP_IN_CFG_STRIDE_DIV16(v) ((v) & GENMASK(10, 0)) argument 133 #define SUN6I_ISP_AE_CFG_LOW_BRI_TH(v) ((v) & GENMASK(11, 0)) argument [all …]
|
/linux/drivers/md/ |
H A D | dm-verity-target.c | 59 struct dm_verity *v; member 94 static sector_t verity_map_sector(struct dm_verity *v, sector_t bi_sector) in verity_map_sector() argument 96 return v->data_start + dm_target_offset(v->ti, bi_sector); in verity_map_sector() 105 static sector_t verity_position_at_level(struct dm_verity *v, sector_t block, in verity_position_at_level() argument 108 return block >> (level * v->hash_per_block_bits); in verity_position_at_level() 111 static int verity_ahash_update(struct dm_verity *v, struct ahash_request *req, in verity_ahash_update() argument 144 static int verity_ahash_init(struct dm_verity *v, struct ahash_request *req, in verity_ahash_init() argument 149 ahash_request_set_tfm(req, v->ahash_tfm); in verity_ahash_init() 163 if (likely(v->salt_size && (v->version >= 1))) in verity_ahash_init() 164 r = verity_ahash_update(v, req, v->salt, v->salt_size, wait); in verity_ahash_init() [all …]
|
/linux/tools/memory-model/ |
H A D | linux-kernel.def | 10 WRITE_ONCE(X,V) { __store{once}(X,V); } 13 smp_store_release(X,V) { __store{release}(*X,V); } 15 rcu_assign_pointer(X,V) { __store{release}(X,V); } 17 smp_store_mb(X,V) { __store{once}(X,V); __fence{mb}; } 31 xchg(X,V) __xchg{mb}(X,V) 32 xchg_relaxed(X,V) __xchg{once}(X,V) 33 xchg_release(X,V) __xchg{release}(X,V) 34 xchg_acquire(X,V) __xchg{acquire}(X,V) 35 cmpxchg(X,V,W) __cmpxchg{mb}(X,V,W) 36 cmpxchg_relaxed(X,V,W) __cmpxchg{once}(X,V,W) [all …]
|
/linux/drivers/iio/adc/ |
H A D | stm32-dfsdm.h | 52 #define DFSDM_CHCFGR1_SITP(v) FIELD_PREP(DFSDM_CHCFGR1_SITP_MASK, v) argument 54 #define DFSDM_CHCFGR1_SPICKSEL(v) FIELD_PREP(DFSDM_CHCFGR1_SPICKSEL_MASK, v) argument 56 #define DFSDM_CHCFGR1_SCDEN(v) FIELD_PREP(DFSDM_CHCFGR1_SCDEN_MASK, v) argument 58 #define DFSDM_CHCFGR1_CKABEN(v) FIELD_PREP(DFSDM_CHCFGR1_CKABEN_MASK, v) argument 60 #define DFSDM_CHCFGR1_CHEN(v) FIELD_PREP(DFSDM_CHCFGR1_CHEN_MASK, v) argument 62 #define DFSDM_CHCFGR1_CHINSEL(v) FIELD_PREP(DFSDM_CHCFGR1_CHINSEL_MASK, v) argument 64 #define DFSDM_CHCFGR1_DATMPX(v) FIELD_PREP(DFSDM_CHCFGR1_DATMPX_MASK, v) argument 66 #define DFSDM_CHCFGR1_DATPACK(v) FIELD_PREP(DFSDM_CHCFGR1_DATPACK_MASK, v) argument 68 #define DFSDM_CHCFGR1_CKOUTDIV(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTDIV_MASK, v) argument 70 #define DFSDM_CHCFGR1_CKOUTSRC(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTSRC_MASK, v) argument [all …]
|
/linux/drivers/gpu/host1x/hw/ |
H A D | hw_host1x01_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 8; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
H A D | hw_host1x07_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 10; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0x3ff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
H A D | hw_host1x08_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 10; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0x3ff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
H A D | hw_host1x06_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 10; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0x3ff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
H A D | hw_host1x02_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 8; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
H A D | hw_host1x05_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 8; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
H A D | hw_host1x04_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 8; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
/linux/drivers/iommu/ |
H A D | msm_iommu_hw-8xxx.h | 20 #define SET_GLOBAL_REG_N(b, n, r, v) SET_GLOBAL_REG(b, ((r) + (n << 2)), (v)) argument 28 #define SET_GLOBAL_FIELD(b, r, F, v) \ argument 29 SET_FIELD(((b) + (r)), F##_MASK, F##_SHIFT, (v)) 30 #define SET_CONTEXT_FIELD(b, c, r, F, v) \ argument 31 SET_FIELD(((b) + (r) + ((c) << CTX_SHIFT)), F##_MASK, F##_SHIFT, (v)) 35 #define SET_FIELD(addr, mask, shift, v) \ argument 38 writel((t & ~((mask) << (shift))) + (((v) & (mask)) << (shift)), addr);\ 84 #define SET_M2VCBR_N(b, N, v) SET_GLOBAL_REG_N(M2VCBR_N, N, (b), (v)) argument 85 #define SET_CBACR_N(b, N, v) SET_GLOBAL_REG_N(CBACR_N, N, (b), (v)) argument 86 #define SET_TLBRSW(b, v) SET_GLOBAL_REG(TLBRSW, (b), (v)) argument [all …]
|
/linux/drivers/pinctrl/mvebu/ |
H A D | pinctrl-kirkwood.c | 19 #define V(f6180, f6190, f6192, f6281, f6282, dx4122, dx1135) \ macro 25 VARIANT_MV88F6180 = V(1, 0, 0, 0, 0, 0, 0), 26 VARIANT_MV88F6190 = V(0, 1, 0, 0, 0, 0, 0), 27 VARIANT_MV88F6192 = V(0, 0, 1, 0, 0, 0, 0), 28 VARIANT_MV88F6281 = V(0, 0, 0, 1, 0, 0, 0), 29 VARIANT_MV88F6282 = V(0, 0, 0, 0, 1, 0, 0), 30 VARIANT_MV98DX4122 = V(0, 0, 0, 0, 0, 1, 0), 31 VARIANT_MV98DX1135 = V(0, 0, 0, 0, 0, 0, 1), 36 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V(1, 1, 1, 1, 1, 1, 1)), 37 MPP_VAR_FUNCTION(0x1, "nand", "io2", V(1, 1, 1, 1, 1, 1, 1)), [all …]
|
/linux/tools/testing/selftests/bpf/progs/ |
H A D | map_kptr_fail.c | 27 struct map_value *v; in size_not_bpf_dw() local 30 v = bpf_map_lookup_elem(&array_map, &key); in size_not_bpf_dw() 31 if (!v) in size_not_bpf_dw() 34 *(u32 *)&v->unref_ptr = 0; in size_not_bpf_dw() 42 struct map_value *v; in non_const_var_off() local 45 v = bpf_map_lookup_elem(&array_map, &key); in non_const_var_off() 46 if (!v) in non_const_var_off() 52 *(u64 *)((void *)v + id) = 0; in non_const_var_off() 61 struct map_value *v; in non_const_var_off_kptr_xchg() local 64 v = bpf_map_lookup_elem(&array_map, &key); in non_const_var_off_kptr_xchg() [all …]
|