Searched +full:us +full:- +full:q2 +full:- +full:86 (Results 1 – 2 of 2) sorted by relevance
20 /dts-v1/;23 #include "bcm5301x-nand-cs0-bch8.dtsi"40 compatible = "gpio-leds";42 led-power-white {45 linux,default-trigger = "default-on";48 led-power-amber {53 led-wan-white {56 linux,default-trigger = "default-on";59 led-wan-amber {64 led-5ghz-1 {[all …]
1 /* SPDX-License-Identifier: GPL-2.0+ */29 /* cassini register map: 2M memory mapped in 32-bit memory space accessible as30 * 32-bit words. there is no i/o port access. REG_ addresses are62 /* top level interrupts [0-9] are auto-cleared to 0 when the status63 * register is read. second level interrupts [13 - 18] are cleared at64 * the source. tx completion register 3 is replicated in [19 - 31]104 len of non-reassembly pkt183 #define BIM_CFG_64BIT_DISABLE 0x004 /* disable 64-bit mode */185 #define BIM_CFG_32BIT 0x010 /* (ro) 1 = 32-bit slot, 0 = 64-bit */216 reset when hot-swap is being[all …]