Home
last modified time | relevance | path

Searched full:tegra (Results 1 – 25 of 258) sorted by relevance

1234567891011

/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dnvidia,tegra-audio-max98090.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-max98090.yaml#
7 title: NVIDIA Tegra audio complex with MAX98090 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
20 - pattern: '^[a-z0-9]+,tegra-audio-max98090(-[a-z0-9]+)+$'
21 - const: nvidia,tegra-audio-max98090
24 - nvidia,tegra-audio-max98090-nyan-big
25 - nvidia,tegra-audio-max98090-nyan-blaze
26 - const: nvidia,tegra-audio-max98090-nyan
27 - const: nvidia,tegra-audio-max98090
78 compatible = "nvidia,tegra-audio-max98090-venice2",
[all …]
H A Dnvidia,tegra-audio-max9808x.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-max9808x.yaml#
7 title: NVIDIA Tegra audio complex with MAX9808x CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
20 - pattern: '^[a-z0-9]+,tegra-audio-max98088(-[a-z0-9]+)+$'
21 - const: nvidia,tegra-audio-max98088
23 - pattern: '^[a-z0-9]+,tegra-audio-max98089(-[a-z0-9]+)+$'
24 - const: nvidia,tegra-audio-max98089
65 #include <dt-bindings/soc/tegra-pmc.h>
67 compatible = "lg,tegra-audio-max98089-p895",
68 "nvidia,tegra
[all...]
H A Dnvidia,tegra-audio-wm8903.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-wm8903.yaml#
7 title: NVIDIA Tegra audio complex with WM8903 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
20 - pattern: '^[a-z0-9]+,tegra-audio-wm8903(-[a-z0-9]+)+$'
21 - const: nvidia,tegra-audio-wm8903
23 - pattern: ad,tegra-audio-plutux
24 - const: nvidia,tegra-audio-wm8903
69 compatible = "nvidia,tegra-audio-wm8903-harmony",
70 "nvidia,tegra-audio-wm8903";
71 nvidia,model = "tegra-wm8903-harmony";
H A Dnvidia,tegra-audio-trimslice.txt1 NVIDIA Tegra audio complex for TrimSlice
4 - compatible : "nvidia,tegra-audio-trimslice"
7 "pll_a" (The Tegra clock of that name),
8 "pll_a_out0" (The Tegra clock of that name),
9 "mclk" (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
10 - nvidia,i2s-controller : The phandle of the Tegra I2S1 controller
16 compatible = "nvidia,tegra-audio-trimslice";
H A Dnvidia,tegra-audio-rt5640.txt1 NVIDIA Tegra audio complex, with RT5640 CODEC
4 - compatible : "nvidia,tegra-audio-rt5640"
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
22 - nvidia,i2s-controller : The phandle of the Tegra I2S controller that's
25 assumes that AIF1 on the CODEC is connected to Tegra.
33 compatible = "nvidia,tegra-audio-rt5640-dalmore",
34 "nvidia,tegra-audio-rt5640";
35 nvidia,model = "NVIDIA Tegra Dalmore";
H A Dnvidia,tegra-audio-wm8753.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-wm8753.yaml#
7 title: NVIDIA Tegra audio complex with WM8753 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-wm8753(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-wm8753
66 compatible = "nvidia,tegra-audio-wm8753-whistler",
67 "nvidia,tegra-audio-wm8753";
68 nvidia,model = "tegra-wm8753-harmony";
H A Dnvidia,tegra-audio-rt5640.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-rt5640.yaml#
7 title: NVIDIA Tegra audio complex with RT5639 or RT5640 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-rt56(39|40)(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-rt5640
65 compatible = "nvidia,tegra-audio-rt5640-dalmore",
66 "nvidia,tegra-audio-rt5640";
67 nvidia,model = "NVIDIA Tegra Dalmore";
H A Dnvidia,tegra-audio-rt5631.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-rt5631.yaml#
7 title: NVIDIA Tegra audio complex with RT5631 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-rt5631(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-rt5631
63 #include <dt-bindings/soc/tegra-pmc.h>
65 compatible = "asus,tegra-audio-rt5631-tf700t",
66 "nvidia,tegra-audio-rt5631";
H A Dnvidia,tegra-audio-wm8753.txt1 NVIDIA Tegra audio complex
4 - compatible : "nvidia,tegra-audio-wm8753"
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
21 - nvidia,i2s-controller : The phandle of the Tegra I2S1 controller
26 compatible = "nvidia,tegra-audio-wm8753-whistler",
27 "nvidia,tegra-audio-wm8753"
28 nvidia,model = "tegra-wm8753-harmony";
H A Dnvidia,tegra-audio-rt5677.txt1 NVIDIA Tegra audio complex, with RT5677 CODEC
4 - compatible : "nvidia,tegra-audio-rt5677"
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
24 - nvidia,i2s-controller : The phandle of the Tegra I2S controller that's
27 assumes that AIF1 on the CODEC is connected to Tegra.
38 compatible = "nvidia,tegra-audio-rt5677-ryu",
39 "nvidia,tegra-audio-rt5677";
40 nvidia,model = "NVIDIA Tegra Ryu";
H A Dnvidia,tegra-audio-rt5677.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-rt5677.yaml#
7 title: NVIDIA Tegra audio complex with RT5677 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-rt5677(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-rt5677
74 compatible = "nvidia,tegra-audio-rt5677-ryu",
75 "nvidia,tegra-audio-rt5677";
76 nvidia,model = "NVIDIA Tegra Ryu";
H A Dnvidia,tegra-audio-max98090.txt1 NVIDIA Tegra audio complex, with MAX98090 CODEC
4 - compatible : "nvidia,tegra-audio-max98090"
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
23 - nvidia,i2s-controller : The phandle of the Tegra I2S controller that's
34 compatible = "nvidia,tegra-audio-max98090-venice2",
35 "nvidia,tegra-audio-max98090";
36 nvidia,model = "NVIDIA Tegra Venice2";
H A Dnvidia,tegra-audio-alc5632.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-alc5632.yaml#
7 title: NVIDIA Tegra audio complex with ALC5632 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-alc5632(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-alc5632
56 compatible = "nvidia,tegra-audio-alc5632-paz00",
57 "nvidia,tegra-audio-alc5632";
H A Dnvidia,tegra-audio-sgtl5000.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-sgtl5000.yaml#
7 title: NVIDIA Tegra audio complex with SGTL5000 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-sgtl5000([-_][a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-sgtl5000
54 compatible = "toradex,tegra-audio-sgtl5000-apalis_t30",
55 "nvidia,tegra-audio-sgtl5000";
H A Dnvidia,tegra-audio-wm9712.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-wm9712.yaml#
7 title: NVIDIA Tegra audio complex with WM9712 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-wm9712([-_][a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-wm9712
61 compatible = "nvidia,tegra-audio-wm9712-colibri_t20",
62 "nvidia,tegra-audio-wm9712";
H A Dnvidia,tegra-audio-wm8903.txt1 NVIDIA Tegra audio complex
4 - compatible : "nvidia,tegra-audio-wm8903"
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
23 - nvidia,i2s-controller : The phandle of the Tegra I2S1 controller
37 compatible = "nvidia,tegra-audio-wm8903-harmony",
38 "nvidia,tegra-audio-wm8903"
39 nvidia,model = "tegra-wm8903-harmony";
H A Dnvidia,tegra-audio-wm9712.txt1 NVIDIA Tegra audio complex
4 - compatible : "nvidia,tegra-audio-wm9712"
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
39 - nvidia,ac97-controller : The phandle of the Tegra AC97 controller
45 compatible = "nvidia,tegra-audio-wm9712-colibri_t20",
46 "nvidia,tegra-audio-wm9712";
H A Dnvidia,tegra-audio-alc5632.txt1 NVIDIA Tegra audio complex
4 - compatible : "nvidia,tegra-audio-alc5632"
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
23 - nvidia,i2s-controller : The phandle of the Tegra I2S controller
29 compatible = "nvidia,tegra-audio-alc5632-paz00",
30 "nvidia,tegra-audio-alc5632";
H A Dnvidia,tegra-audio-sgtl5000.txt1 NVIDIA Tegra audio complex, with SGTL5000 CODEC
4 - compatible : "nvidia,tegra-audio-sgtl5000"
10 - mclk (The Tegra cdev1/extern1 clock, which feeds the CODEC's mclk)
22 - nvidia,i2s-controller : The phandle of the Tegra I2S controller that's
29 compatible = "toradex,tegra-audio-sgtl5000-apalis_t30",
30 "nvidia,tegra-audio-sgtl5000";
H A Dnvidia,tegra-audio-trimslice.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-trimslice.yaml#
7 title: NVIDIA Tegra audio complex with TrimSlice CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
18 const: nvidia,tegra-audio-trimslice
28 compatible = "nvidia,tegra-audio-trimslice";
/freebsd/sys/contrib/device-tree/Bindings/arm/tegra/
H A Dnvidia,tegra20-pmc.yaml4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml#
7 title: Tegra Power Management Controller (PMC)
33 pclk is the Tegra clock of that name and clk32k_in is 32KHz clock
34 input to Tegra.
45 Tegra PMC has clk_out_1, clk_out_2, and clk_out_3.
47 Tegra blink pad.
50 See include/dt-bindings/soc/tegra-pmc.h for the list of Tegra PMC
133 The vast majority of hardware blocks of Tegra SoC belong to a
165 "APBDEV_PMC_SCRATCH53_0" of the Tegra K1 Technical Reference
199 match the powergates on the Tegra SoC. Each powergate node
[all …]
/freebsd/sys/contrib/device-tree/Bindings/regulator/
H A Dnvidia,tegra-regulators-coupling.txt1 NVIDIA Tegra Regulators Coupling
4 NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators.
24 - nvidia,tegra-core-regulator: Boolean property that designates regulator
26 - nvidia,tegra-rtc-regulator: Boolean property that designates regulator
28 - nvidia,tegra-cpu-regulator: Boolean property that designates regulator
42 nvidia,tegra-core-regulator;
52 nvidia,tegra-rtc-regulator;
62 nvidia,tegra-cpu-regulator;
/freebsd/sys/contrib/device-tree/Bindings/soc/tegra/
H A Dnvidia,tegra20-pmc.yaml4 $id: http://devicetree.org/schemas/soc/tegra/nvidia,tegra20-pmc.yaml#
7 title: Tegra Power Management Controller (PMC)
27 # Tegra clock of the same name
38 Tegra PMC has clk_out_1, clk_out_2, and clk_out_3. PMC also has blink
39 control which allows 32Khz clock output to Tegra blink pad.
43 include/dt-bindings/soc/tegra-pmc.h for the list of Tegra PMC clock IDs.
126 description: The vast majority of hardware blocks of Tegra SoC belong to a
153 of the Tegra K1 Technical Reference Manual.
184 the powergates on the Tegra SoC. Each powergate node represents a power-
185 domain on the Tegra SoC that can be power-gated by the Tegra PMC.
[all …]
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dnvidia,tegra-pinmux-common.yaml4 $id: http://devicetree.org/schemas/pinctrl/nvidia,tegra-pinmux-common.yaml#
7 title: NVIDIA Tegra Pinmux Controller
18 Tegra's pin configuration nodes act as a container for an arbitrary number
39 or groups. See the Tegra TRM and various pinmux spreadsheets for complete
54 Tegra TRM to determine which are valid for each pin or group.
87 values depends on the pingroup. See "CAL_DRVDN" in the Tegra TRM.
92 values depends on the pingroup. See "CAL_DRVUP" in the Tegra TRM.
107 power. See "Low Power Mode" or "LPMD1" and "LPMD0" in the Tegra TRM.
169 valid values depends on the pingroup. See "DRVDN_SLWR" in the Tegra TRM.
174 valid values depends on the pingroup. See "DRVUP_SLWF" in the Tegra TRM.
H A Dnvidia,tegra20-pinmux.txt12 Tegra's pin configuration nodes act as a container for an arbitrary number of
36 pin or group. Valid values for function names are listed below. See the Tegra
48 or "LPMD1" and "LPMD0" in the Tegra TRM.
51 Tegra TRM.
54 Tegra TRM.
57 "DRVDN_SLWR" in the Tegra TRM.
60 "DRVUP_SLWF" in the Tegra TRM.
63 or groups. See the Tegra TRM and various pinmux spreadsheets for complete

1234567891011