Home
last modified time | relevance | path

Searched full:trbe (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/hwtracing/coresight/
H A Dcoresight-trbe.c3 * This driver enables Trace Buffer Extension (TRBE) as a per-cpu coresight
24 #include "coresight-trbe.h"
31 * data which could not be decoded. TRBE doesn't support
64 /* The base programmed into the TRBE */
75 * TRBE erratum list
79 * to the affected CPUs inside the TRBE driver, we need to know if
81 * work arounds, TRBE driver needs to check multiple times during
84 * We keep a set of the affected errata in trbe_cpudata, per TRBE.
87 * TRBE erratum. We map the given cpucap into a TRBE internal number
119 * struct trbe_cpudata: TRBE instance specific data
[all …]
H A DKconfig192 tristate "Trace Buffer Extension (TRBE) driver"
195 This driver provides support for percpu Trace Buffer Extension (TRBE).
196 TRBE always needs to be used along with its corresponding percpu ETE
197 component. ETE generates trace data which is then captured with TRBE.
198 Unlike traditional sink devices, TRBE is a CPU feature accessible via
203 called coresight-trbe.
H A Dcoresight-trbe.h4 * Trace Buffer Extension (TRBE) driver in the coresight framework.
25 unsigned int trbe = cpuid_feature_extract_unsigned_field(aa64dfr0, in is_trbe_available() local
28 return trbe >= ID_AA64DFR0_EL1_TraceBuffer_IMP; in is_trbe_available()
H A DMakefile47 obj-$(CONFIG_CORESIGHT_TRBE) += coresight-trbe.o
/linux/Documentation/trace/coresight/
H A Dcoresight-trbe.rst4 Trace Buffer Extension (TRBE).
13 Trace Buffer Extension (TRBE) is a percpu hardware which captures in system
18 The TRBE is not compliant to CoreSight architecture specifications, but is
25 The TRBE devices appear on the existing coresight bus alongside the other
31 The ``trbe<N>`` named TRBEs are associated with a CPU.::
37 * ``align``: TRBE write pointer alignment
38 * ``flag``: TRBE updates memory with access and dirty flags
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-coresight-devices-trbe1 What: /sys/bus/coresight/devices/trbe<cpu>/align
5 Description: (Read) Shows the TRBE write pointer alignment. This value
8 What: /sys/bus/coresight/devices/trbe<cpu>/flag
12 Description: (Read) Shows if TRBE updates in the memory are with access
/linux/Documentation/devicetree/bindings/arm/
H A Darm,trace-buffer-extension.yaml14 Arm Trace Buffer Extension (TRBE) is a per CPU component
22 const: trbe
31 TRBE is only supported on a subset of the CPUs, please consult
46 trbe {
/linux/arch/arm64/
H A DKconfig848 bool "Cortex-A710/X2: 2119858: workaround TRBE overwriting trace data in FILL mode"
866 bool "Neoverse-N2: 2139208: workaround TRBE overwriting trace data in FILL mode"
920 bool "Neoverse-N2: 2253138: workaround TRBE writing to address out-of-range"
928 for TRBE. Under some conditions, the TRBE might generate a write to the next
929 virtually addressed page following the last page of the TRBE address space
933 page beyond the TRBLIMITR_EL1.LIMIT, within the space allowed for the TRBE.
938 bool "Cortex-A710/X2: 2224489: workaround TRBE writing to address out-of-range"
946 for TRBE. Under some conditions, the TRBE might generate a write to the next
947 virtually addressed page following the last page of the TRBE address space
951 page beyond the TRBLIMITR_EL1.LIMIT, within the space allowed for the TRBE.
[all …]
/linux/arch/arm64/kvm/hyp/nvhe/
H A Ddebug-sr.c76 /* Unsupported with TRBE so disable */ in __debug_restore_trace()
/linux/include/linux/perf/
H A Darm_pmu.h188 #define ARMV8_TRBE_PDEV_NAME "arm,trbe"
/linux/arch/arm64/kernel/
H A Dhyp-stub.S115 // Use EL2 translations for SPE & TRBE and disable access from EL1
H A Dcpu_errata.c674 * The erratum work around is handled within the TRBE
/linux/drivers/perf/
H A Darm_pmu_acpi.c191 pr_warn("ACPI: TRBE: Unable to register device\n"); in arm_trbe_acpi_register_device()
/linux/arch/arm64/kvm/
H A Ddebug.c85 /* Force disable trace in protected mode in case of no TRBE */
/linux/arch/arm64/include/asm/
H A Del2_setup.h127 cbnz x0, .Lskip_trace_\@ // If TRBE is available at EL2