Home
last modified time | relevance | path

Searched full:tegra20_clk_pll_d_out0 (Results 1 – 4 of 4) sorted by relevance

/linux/Documentation/devicetree/bindings/display/tegra/
H A Dnvidia,tegra20-host1x.yaml349 <&tegra_car TEGRA20_CLK_PLL_D_OUT0>;
373 <&tegra_car TEGRA20_CLK_PLL_D_OUT0>;
/linux/include/dt-bindings/clock/
H A Dtegra20-car.h140 #define TEGRA20_CLK_PLL_D_OUT0 117 macro
/linux/arch/arm/boot/dts/nvidia/
H A Dtegra20.dtsi186 <&tegra_car TEGRA20_CLK_PLL_D_OUT0>;
210 <&tegra_car TEGRA20_CLK_PLL_D_OUT0>;
/linux/drivers/clk/tegra/
H A Dclk-tegra20.c432 { .con_id = "pll_d_out0", .dt_id = TEGRA20_CLK_PLL_D_OUT0 },
675 clks[TEGRA20_CLK_PLL_D_OUT0] = clk; in tegra20_pll_init()