Home
last modified time | relevance | path

Searched full:shaper (Results 1 – 25 of 55) sorted by relevance

123

/linux/Documentation/netlink/specs/
H A Dnet_shaper.yaml3 name: net-shaper
13 Each @shaper is identified within the given device, by a @handle,
22 operation, to create and update a single "attached" shaper, and
39 doc: Defines the shaper @id interpretation.
46 doc: The main shaper for the given network device.
50 The shaper is attached to the given device queue,
55 The shaper allows grouping of queues or other
63 doc: Different metric supported by the shaper.
67 doc: Shaper operates on a bits per second basis.
70 doc: Shaper operates on a packets per second basis.
[all …]
/linux/Documentation/networking/
H A Dnetdevices.rst214 lock if the driver implements queue management or shaper API.
219 lock if the driver implements queue management or shaper API.
232 lock if the driver implements queue management or shaper API.
240 lock if the driver implements queue management or shaper API.
248 lock if the driver implements queue management or shaper API.
256 lock if the driver implements queue management or shaper API.
297 implements queue management or shaper API.
301 the driver implements queue management or shaper API.
369 All net shaper callbacks are invoked while holding the netdev instance
/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_top.h15 * struct traffic_shaper_cfg: traffic shaper configuration
16 * @en : enable/disable traffic shaper
93 * @setup_traffic_shaper : programs traffic shaper control.
95 * @cfg : traffic shaper configuration
H A Ddpu_hw_catalog.h43 * @DPU_SSPP_TS_PREFILL Supports prefill with traffic shaper
44 * @DPU_SSPP_TS_PREFILL_REC1 Supports prefill with traffic shaper multirec
103 * @DPU_WB_TRAFFIC_SHAPER, Writeback traffic shaper bloc
H A Ddpu_hw_sspp.h157 * struct dpu_hw_pipe_ts_cfg - traffic shaper configuration
/linux/net/sched/
H A Dsch_mqprio.c26 u16 shaper; member
48 if (priv->shaper != TC_MQPRIO_SHAPER_DCB) in mqprio_enable_offload()
56 mqprio.shaper = priv->shaper; in mqprio_enable_offload()
274 priv->shaper = nla_get_u16(tb[TCA_MQPRIO_SHAPER]); in mqprio_parse_nlattr()
278 if (priv->shaper != TC_MQPRIO_SHAPER_BW_RATE) { in mqprio_parse_nlattr()
280 "min_rate accepted only when shaper is in bw_rlimit mode"); in mqprio_parse_nlattr()
307 if (priv->shaper != TC_MQPRIO_SHAPER_BW_RATE) { in mqprio_parse_nlattr()
309 "max_rate accepted only when shaper is in bw_rlimit mode"); in mqprio_parse_nlattr()
595 nla_put_u16(skb, TCA_MQPRIO_SHAPER, priv->shaper)) in mqprio_dump()
H A Dsch_cake.c18 * - An overall bandwidth shaper, to move the bottleneck away from dumb CPE
44 * a bandwidth tracker which reuses the shaper logic to detect which side of the
1520 * and to the global shaper. in cake_advance_shaper()
1760 /* ensure shaper state isn't stale */ in cake_enqueue()
2004 /* global hard shaper */ in cake_dequeue()
2017 /* In unlimited mode, can't rely on shaper timings, just balance in cake_dequeue()
3153 MODULE_DESCRIPTION("The CAKE shaper.");
H A DKconfig146 tristate "Credit Based Shaper (CBS)"
148 Say Y here if you want to use the Credit Based Shaper (CBS) packet
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_color.c192 * degamma TF, shaper TF (before 3D LUT), and blend(dpp.ogam) TF and
1044 * If user shaper LUT is set, we assume a linear color space in amdgpu_dm_atomic_shaper_lut()
1091 * shaper and 3D LUTs match the hw supported size
1096 * newer) and if the user shaper and 3D LUTs match the supported size.
1105 const struct drm_color_lut *shaper = NULL, *lut3d = NULL; in amdgpu_dm_verify_lut3d_size() local
1109 /* shaper LUT is only available if 3D LUT color caps */ in amdgpu_dm_verify_lut3d_size()
1111 shaper = __extract_blob_lut(dm_plane_state->shaper_lut, &size); in amdgpu_dm_verify_lut3d_size()
1113 if (shaper && size != exp_size) { in amdgpu_dm_verify_lut3d_size()
1115 "Invalid Shaper LUT size. Should be %u but got %u.\n", in amdgpu_dm_verify_lut3d_size()
1605 /* 1D Curve - SHAPER TF */ in __set_dm_plane_colorop_shaper()
[all …]
H A Damdgpu_dm_colorop.c117 /* 1D curve - SHAPER TF */ in amdgpu_dm_initialize_default_pipeline()
134 /* 1D LUT - SHAPER LUT */ in amdgpu_dm_initialize_default_pipeline()
/linux/drivers/net/ethernet/hisilicon/hns3/hns3pf/
H A Dhclge_tm.h201 u8 ir_b; /* IR_B parameter of IR shaper */
202 u8 ir_u; /* IR_U parameter of IR shaper */
203 u8 ir_s; /* IR_S parameter of IR shaper */
H A Dhclge_tm.c26 /* hclge_shaper_para_calc: calculate ir parameter for the shaper
28 * @shaper_level: the shaper level. eg: port, pg, priority, queueset
29 * @ir_para: parameters of IR shaper
899 /* Calc shaper para */ in hclge_tm_pg_shaper_cfg()
1150 /* Need config vport shaper */ in hclge_tm_pri_vnet_base_shaper_cfg()
1477 /* Cfg tm shaper */ in hclge_tm_schd_setup_hw()
1848 "failed to get qset %u shaper, ret = %d\n", qset_id, in hclge_tm_get_qset_shaper()
1923 "failed to get priority shaper(%#x), ret = %d\n", in hclge_tm_get_pri_shaper()
2077 "failed to get pg shaper(%#x), ret = %d\n", in hclge_tm_get_pg_shaper()
2105 "failed to get port shaper, ret = %d\n", ret); in hclge_tm_get_port_shaper()
/linux/tools/testing/selftests/drivers/net/
H A DMakefile29 shaper.py \
/linux/drivers/net/ethernet/mscc/
H A Docelot_police.h14 MSCC_QOS_RATE_MODE_DISABLED, /* Policer/shaper disabled */
/linux/Documentation/networking/device_drivers/ethernet/intel/
H A Diavf.rst156 The shaper bw_rlimit parameter is optional.
164 queues 16@0 16@16 hw 1 mode channel shaper bw_rlimit min_rate 1Gbit 2Gbit
178 shaper bw_rlimit: for each tc, sets minimum and maximum bandwidth rates.
H A Digb.rst181 Credit Based Shaper (Qav Mode)
/linux/Documentation/devicetree/bindings/net/dsa/
H A Dhirschmann,hellcreek.yaml21 Shaper.
/linux/drivers/net/ethernet/ti/
H A DKconfig143 Time Aware Shaper (TAS) / Enhanced Scheduled Traffic (EST),
/linux/include/uapi/linux/
H A Ddcbnl.h38 * @cbs: credit based shaper ets algorithm supported
53 * 1 credit-based shaper
/linux/drivers/atm/
H A Dmidway.h17 #define TS_CLOCK 25000000 /* traffic shaper clock (cell/sec) */
/linux/include/net/
H A Dpkt_sched.h169 u16 shaper;
174 u16 shaper; global() member
/linux/drivers/net/ethernet/intel/iavf/
H A Diavf_main.c3082 * After a reset, the shaper parameters of queues need to be replayed again.
5072 const struct net_shaper *shaper, in iavf_verify_shaper() argument
5078 if (shaper->handle.scope == NET_SHAPER_SCOPE_QUEUE) { in iavf_verify_shaper()
5079 vf_max = adapter->qos_caps->cap[0].shaper.peak; in iavf_verify_shaper()
5080 if (vf_max && shaper->bw_max > vf_max) { in iavf_verify_shaper()
5082 shaper->bw_max, shaper->handle.id, in iavf_verify_shaper()
5092 const struct net_shaper *shaper, in iavf_shaper_set() argument
5096 const struct net_shaper_handle *handle = &shaper->handle; in iavf_shaper_set()
5105 ret = iavf_verify_shaper(binding, shaper, extack); in iavf_shaper_set()
5111 tx_ring->q_shaper.bw_min = div_u64(shaper->bw_min, 1000); in iavf_shaper_set()
[all …]
/linux/tools/testing/selftests/drivers/net/mlxsw/
H A Dqos_pfc.sh57 # | ePOOL6: "infinite" static | 200Mbps shaper |
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/
H A Ddcn20_dpp.c63 // Shaper LUT (RAM), 3D LUT (mode, bit-depth, size) in dpp20_read_state()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_types.h1289 /* Bypassing Shaper will always bypass 3DLUT */
1348 const struct dc_transfer_func *shaper; member

123