Home
last modified time | relevance | path

Searched full:sr (Results 1 – 25 of 682) sorted by relevance

12345678910>>...28

/linux/drivers/crypto/cavium/nitrox/
H A Dnitrox_reqmgr.c55 static void softreq_unmap_sgbufs(struct nitrox_softreq *sr) in softreq_unmap_sgbufs() argument
57 struct nitrox_device *ndev = sr->ndev; in softreq_unmap_sgbufs()
61 dma_unmap_sg(dev, sr->in.sg, sg_nents(sr->in.sg), in softreq_unmap_sgbufs()
63 dma_unmap_single(dev, sr->in.sgcomp_dma, sr->in.sgcomp_len, in softreq_unmap_sgbufs()
65 kfree(sr->in.sgcomp); in softreq_unmap_sgbufs()
66 sr->in.sg = NULL; in softreq_unmap_sgbufs()
67 sr->in.sgmap_cnt = 0; in softreq_unmap_sgbufs()
69 dma_unmap_sg(dev, sr->out.sg, sg_nents(sr->out.sg), in softreq_unmap_sgbufs()
71 dma_unmap_single(dev, sr->out.sgcomp_dma, sr->out.sgcomp_len, in softreq_unmap_sgbufs()
73 kfree(sr->out.sgcomp); in softreq_unmap_sgbufs()
[all …]
/linux/drivers/soc/ti/
H A Dsmartreflex.c38 static inline void sr_write_reg(struct omap_sr *sr, unsigned offset, u32 value) in sr_write_reg() argument
40 __raw_writel(value, (sr->base + offset)); in sr_write_reg()
43 static inline void sr_modify_reg(struct omap_sr *sr, unsigned offset, u32 mask, in sr_modify_reg() argument
57 if (sr->ip_type == SR_TYPE_V1 && offset == ERRCONFIG_V1) in sr_modify_reg()
59 else if (sr->ip_type == SR_TYPE_V2 && offset == ERRCONFIG_V2) in sr_modify_reg()
62 reg_val = __raw_readl(sr->base + offset); in sr_modify_reg()
69 __raw_writel(reg_val, (sr->base + offset)); in sr_modify_reg()
72 static inline u32 sr_read_reg(struct omap_sr *sr, unsigned offset) in sr_read_reg() argument
74 return __raw_readl(sr->base + offset); in sr_read_reg()
126 static void sr_set_clk_length(struct omap_sr *sr) in sr_set_clk_length() argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_dmcu.h33 SR(DMCU_CTRL), \
34 SR(DMCU_STATUS), \
35 SR(DMCU_RAM_ACCESS_CTRL), \
36 SR(DMCU_IRAM_WR_CTRL), \
37 SR(DMCU_IRAM_WR_DATA), \
38 SR(MASTER_COMM_DATA_REG1), \
39 SR(MASTER_COMM_DATA_REG2), \
40 SR(MASTER_COMM_DATA_REG3), \
41 SR(MASTER_COMM_CMD_REG), \
42 SR(MASTER_COMM_CNTL_REG), \
[all …]
H A Ddce_panel_cntl.h39 SR(BL_PWM_CNTL), \
40 SR(BL_PWM_CNTL2), \
41 SR(BL_PWM_PERIOD_CNTL), \
42 SR(BL_PWM_GRP1_REG_LOCK), \
43 SR(BIOS_SCRATCH_2)
53 SR(BL_PWM_CNTL), \
54 SR(BL_PWM_CNTL2), \
55 SR(BL_PWM_PERIOD_CNTL), \
56 SR(BL_PWM_GRP1_REG_LOCK), \
/linux/drivers/gpu/drm/amd/display/dc/dwb/dcn30/
H A Ddcn30_dwb.h31 SR(DWB_ENABLE_CLK_CTRL),\
32 SR(DWB_MEM_PWR_CTRL),\
33 SR(FC_MODE_CTRL),\
34 SR(FC_FLOW_CTRL),\
35 SR(FC_WINDOW_START),\
36 SR(FC_WINDOW_SIZE),\
37 SR(FC_SOURCE_SIZE),\
38 SR(DWB_UPDATE_CTRL),\
39 SR(DWB_CRC_CTRL),\
40 SR(DWB_CRC_MASK_R_G),\
[all …]
/linux/drivers/rtc/
H A Drtc-isl1208.c189 static int isl1208_set_xtoscb(struct i2c_client *client, int sr, int xtosb_val) in isl1208_set_xtoscb() argument
192 if (!!(sr & ISL1208_REG_SR_XTOSCB) == xtosb_val) in isl1208_set_xtoscb()
196 sr |= ISL1208_REG_SR_XTOSCB; in isl1208_set_xtoscb()
198 sr &= ~ISL1208_REG_SR_XTOSCB; in isl1208_set_xtoscb()
200 return i2c_smbus_write_byte_data(client, ISL1208_REG_SR, sr); in isl1208_set_xtoscb()
302 int sr, dtr, atr, usr; in isl1208_rtc_proc() local
304 sr = isl1208_i2c_get_sr(client); in isl1208_rtc_proc()
305 if (sr < 0) { in isl1208_rtc_proc()
306 dev_err(&client->dev, "%s: reading SR failed\n", __func__); in isl1208_rtc_proc()
307 return sr; in isl1208_rtc_proc()
[all …]
/linux/net/tipc/
H A Dname_table.c91 #define service_range_upper(sr) ((sr)->upper) argument
99 #define service_range_overlap(sr, start, end) \ in RB_DECLARE_CALLBACKS_MAX() argument
100 ((sr)->lower <= (end) && (sr)->upper >= (start)) in RB_DECLARE_CALLBACKS_MAX()
105 * @sr: the service range pointer as a loop cursor in RB_DECLARE_CALLBACKS_MAX()
110 #define service_range_foreach_match(sr, sc, start, end) \ in RB_DECLARE_CALLBACKS_MAX() argument
111 for (sr = service_range_match_first((sc)->ranges.rb_node, \ in RB_DECLARE_CALLBACKS_MAX()
114 sr; \
115 sr
131 struct service_range *sr; global() local
181 struct service_range *sr; service_range_match_next() local
285 struct service_range *sr; tipc_service_find_range() local
300 struct service_range *sr; tipc_service_create_range() local
335 struct service_range *sr; tipc_service_insert_publ() local
428 struct service_range *sr; tipc_service_subscribe() local
506 struct service_range *sr; tipc_nametbl_remove_publ() local
636 struct service_range *sr; tipc_nametbl_lookup_group() local
680 struct service_range *sr; tipc_nametbl_lookup_mcast_sockets() local
710 struct service_range *sr; tipc_nametbl_lookup_mcast_nodes() local
735 struct service_range *sr; tipc_nametbl_build_group() local
915 struct service_range *sr, *tmpr; tipc_service_delete() local
960 __tipc_nl_add_nametable_publ(struct tipc_nl_msg * msg,struct tipc_service * service,struct service_range * sr,u32 * last_key) __tipc_nl_add_nametable_publ() argument
1034 struct service_range *sr; __tipc_nl_service_range_list() local
[all...]
/linux/io_uring/
H A Dnet.c204 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); in io_mshot_prep_retry() local
207 sr->done_io = 0; in io_mshot_prep_retry()
208 sr->flags &= ~IORING_RECV_RETRY_CLEAR; in io_mshot_prep_retry()
209 sr->len = sr->mshot_len; in io_mshot_prep_retry()
261 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); in io_msg_copy_hdr() local
270 if (copy_from_user(&cmsg, sr->umsg_compat, sizeof(cmsg))) in io_msg_copy_hdr()
283 ret = io_copy_msghdr_from_user(msg, sr->umsg); in io_msg_copy_hdr()
296 sr->len = 0; in io_msg_copy_hdr()
306 sr in io_msg_copy_hdr()
321 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_send_setup() local
367 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_sendmsg_setup() local
395 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_sendmsg_prep() local
495 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_send_finish() local
531 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_sendmsg() local
581 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_send_select_buffer() local
628 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_send() local
749 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_recvmsg_prep_setup() local
783 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_recvmsg_prep() local
858 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_recv_finish() local
937 io_recvmsg_prep_multishot(struct io_async_msghdr * kmsg,struct io_sr_msg * sr,void __user ** buf,size_t * len) io_recvmsg_prep_multishot() argument
1022 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_recvmsg() local
1110 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_recv_buf_select() local
1181 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_recv() local
1474 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_send_zc_import() local
1502 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_sendmsg_zc() local
1573 struct io_sr_msg *sr = io_kiocb_to_cmd(req, struct io_sr_msg); io_sendrecv_fail() local
[all...]
/linux/drivers/gpu/drm/amd/display/dc/hubbub/dcn31/
H A Ddcn31_hubbub.h33 SR(DCHVM_CTRL0),\
34 SR(DCHVM_MEM_CTRL),\
35 SR(DCHVM_CLK_CTRL),\
36 SR(DCHVM_RIOMMU_CTRL0),\
37 SR(DCHVM_RIOMMU_STAT0),\
38 SR(DCHUBBUB_DET0_CTRL),\
39 SR(DCHUBBUB_DET1_CTRL),\
40 SR(DCHUBBUB_DET2_CTRL),\
41 SR(DCHUBBUB_DET3_CTRL),\
42 SR(DCHUBBUB_COMPBUF_CTRL),\
[all …]
/linux/drivers/gpu/drm/amd/display/dc/pg/dcn35/
H A Ddcn35_pg_cntl.h33 SR(DOMAIN0_PG_CONFIG), \
34 SR(DOMAIN1_PG_CONFIG), \
35 SR(DOMAIN2_PG_CONFIG), \
36 SR(DOMAIN3_PG_CONFIG), \
37 SR(DOMAIN16_PG_CONFIG), \
38 SR(DOMAIN17_PG_CONFIG), \
39 SR(DOMAIN18_PG_CONFIG), \
40 SR(DOMAIN19_PG_CONFIG), \
41 SR(DOMAIN22_PG_CONFIG), \
42 SR(DOMAIN23_PG_CONFIG), \
[all …]
/linux/arch/arm/mach-omap2/
H A Dsmartreflex-class3.c15 static int sr_class3_enable(struct omap_sr *sr) in sr_class3_enable() argument
17 unsigned long volt = voltdm_get_voltage(sr->voltdm); in sr_class3_enable()
21 __func__, sr->name); in sr_class3_enable()
25 omap_vp_enable(sr->voltdm); in sr_class3_enable()
26 return sr_enable(sr, volt); in sr_class3_enable()
29 static int sr_class3_disable(struct omap_sr *sr, int is_volt_reset) in sr_class3_disable() argument
31 sr_disable_errgen(sr); in sr_class3_disable()
32 omap_vp_disable(sr->voltdm); in sr_class3_disable()
33 sr_disable(sr); in sr_class3_disable()
35 voltdm_reset(sr->voltdm); in sr_class3_disable()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn314/
H A Ddcn314_dccg.h37 SR(DPPCLK_DTO_CTRL),\
43 SR(PHYASYMCLK_CLOCK_CNTL),\
44 SR(PHYBSYMCLK_CLOCK_CNTL),\
45 SR(PHYCSYMCLK_CLOCK_CNTL),\
46 SR(PHYDSYMCLK_CLOCK_CNTL),\
47 SR(PHYESYMCLK_CLOCK_CNTL),\
48 SR(DPSTREAMCLK_CNTL),\
49 SR(HDMISTREAMCLK_CNTL),\
50 SR(SYMCLK32_SE_CNTL),\
51 SR(SYMCLK32_LE_CNTL),\
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hubbub/dcn21/
H A Ddcn21_hubbub.h31 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A),\
32 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B),\
33 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C),\
34 SR(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D),\
35 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A),\
36 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B),\
37 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C),\
38 SR(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D),\
39 SR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A),\
40 SR(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B),\
[all …]
/linux/fs/xfs/scrub/
H A Drtrmap.c49 error = xchk_rtgroup_init(sc, sc->sm->sm_agno, &sc->sr); in xchk_setup_rtrmapbt()
57 error = xchk_install_live_inode(sc, rtg_rmap(sc->sr.rtg)); in xchk_setup_rtrmapbt()
61 return xchk_rtgroup_lock(sc, &sc->sr, XCHK_RTGLOCK_ALL); in xchk_setup_rtrmapbt()
188 if (!sc->sr.refc_cur || xchk_skip_xref(sc->sm)) in xchk_rtrmapbt_xref_rtrefc()
197 error = xfs_refcount_find_shared(sc->sr.refc_cur, irec->rm_startblock, in xchk_rtrmapbt_xref_rtrefc()
199 if (!xchk_should_check_xref(sc, &error, &sc->sr.refc_cur)) in xchk_rtrmapbt_xref_rtrefc()
202 xchk_btree_xref_set_corrupt(sc, sc->sr.refc_cur, 0); in xchk_rtrmapbt_xref_rtrefc()
215 xfs_rgbno_to_rtb(sc->sr.rtg, irec->rm_startblock), in xchk_rtrmapbt_xref()
261 xfs_rmap_inode_bmbt_owner(&oinfo, rtg_rmap(sc->sr.rtg), XFS_DATA_FORK); in xchk_rtrmapbt()
262 return xchk_btree(sc, sc->sr.rmap_cur, xchk_rtrmapbt_rec, &oinfo, &cr); in xchk_rtrmapbt()
[all …]
H A Drtrefcount.c45 error = xchk_rtgroup_init(sc, sc->sm->sm_agno, &sc->sr); in xchk_setup_rtrefcountbt()
53 error = xchk_install_live_inode(sc, rtg_refcount(sc->sr.rtg)); in xchk_setup_rtrefcountbt()
57 return xchk_rtgroup_lock(sc, &sc->sr, XCHK_RTGLOCK_ALL); in xchk_setup_rtrefcountbt()
316 if (!sc->sr.rmap_cur || xchk_skip_xref(sc->sm)) in xchk_rtrefcountbt_xref_rmap()
326 error = xfs_rmap_query_range(sc->sr.rmap_cur, &low, &high, in xchk_rtrefcountbt_xref_rmap()
328 if (!xchk_should_check_xref(sc, &error, &sc->sr.rmap_cur)) in xchk_rtrefcountbt_xref_rmap()
333 xchk_btree_xref_set_corrupt(sc, sc->sr.rmap_cur, 0); in xchk_rtrefcountbt_xref_rmap()
352 xfs_rgbno_to_rtb(sc->sr.rtg, irec->rc_startblock), in xchk_rtrefcountbt_xref()
439 if (bno <= rrc->next_unshared_rgbno || !sc->sr.rmap_cur || in xchk_rtrefcountbt_xref_gaps()
448 error = xfs_rmap_query_range(sc->sr in xchk_rtrefcountbt_xref_gaps()
[all...]
/linux/tools/testing/selftests/kvm/arm64/
H A Dvgic_init.c769 #define SR(r) \ macro
776 SR(SYS_ICC_PMR_EL1),
777 SR(SYS_ICC_BPR0_EL1),
778 SR(SYS_ICC_AP0R0_EL1),
779 SR(SYS_ICC_AP0R1_EL1),
780 SR(SYS_ICC_AP0R2_EL1),
781 SR(SYS_ICC_AP0R3_EL1),
782 SR(SYS_ICC_AP1R0_EL1),
783 SR(SYS_ICC_AP1R1_EL1),
784 SR(SYS_ICC_AP1R2_EL1),
[all …]
/linux/include/linux/power/
H A Dsmartreflex.h210 * @sensor_voltdm_name: Name of voltdomain of SR instance
217 * The smart reflex driver supports CLASS1 CLASS2 and CLASS3 SR.
232 * @notify: API to notify the class driver about an event in SR.
236 * Can be used by the SR driver to take any class
240 int (*enable)(struct omap_sr *sr);
241 int (*disable)(struct omap_sr *sr, int is_volt_reset);
242 int (*configure)(struct omap_sr *sr);
243 int (*notify)(struct omap_sr *sr, u32 status);
268 * @senp_mod: SENPENABLE value of the sr CONFIG register
269 * @senn_mod: SENNENABLE value for sr CONFIG register
[all …]
/linux/drivers/macintosh/
H A Dwindfarm_core.c279 struct wf_sensor *sr = container_of(kref, struct wf_sensor, ref); in wf_sensor_release() local
281 DBG("wf: Deleting sensor %s\n", sr->name); in wf_sensor_release()
283 if (sr->ops && sr->ops->release) in wf_sensor_release()
284 sr->ops->release(sr); in wf_sensor_release()
286 kfree(sr); in wf_sensor_release()
304 struct wf_sensor *sr; in wf_register_sensor() local
307 list_for_each_entry(sr, &wf_sensors, link) { in wf_register_sensor()
308 if (!strcmp(sr->name, new_sr->name)) { in wf_register_sensor()
310 " duplicate sensor %s\n", sr->name); in wf_register_sensor()
337 void wf_unregister_sensor(struct wf_sensor *sr) in wf_unregister_sensor() argument
[all …]
H A Dwindfarm_pm112.c274 struct wf_sensor *sr; in cpu_fans_tick() local
281 sr = sens_cpu_temp[cpu]; in cpu_fans_tick()
282 err = sr->ops->get_value(sr, &temp); in cpu_fans_tick()
296 sr = sens_cpu_power[cpu]; in cpu_fans_tick()
297 err = sr->ops->get_value(sr, &power); in cpu_fans_tick()
603 static void pm112_new_sensor(struct wf_sensor *sr) in pm112_new_sensor() argument
607 if (!strncmp(sr->name, "cpu-temp-", 9)) { in pm112_new_sensor()
608 i = sr->name[9] - '0'; in pm112_new_sensor()
609 if (sr->name[10] == 0 && i < NR_CORES && in pm112_new_sensor()
610 sens_cpu_temp[i] == NULL && wf_get_sensor(sr) == 0) in pm112_new_sensor()
[all …]
/linux/Documentation/devicetree/bindings/clock/
H A Dbrcm,iproc-clocks.yaml40 - brcm,sr-genpll0
41 - brcm,sr-genpll1
42 - brcm,sr-genpll2
43 - brcm,sr-genpll3
44 - brcm,sr-genpll4
45 - brcm,sr-genpll5
46 - brcm,sr-genpll6
47 - brcm,sr-lcpll0
48 - brcm,sr-lcpll1
49 - brcm,sr-lcpll-pcie
[all …]
/linux/Documentation/PCI/
H A Dpci-iov-howto.rst15 What is SR-IOV
18 Single Root I/O Virtualization (SR-IOV) is a PCI Express Extended
34 How can I enable SR-IOV capability
37 Multiple methods are available for SR-IOV enablement.
39 enabling and disabling of the capability via API provided by SR-IOV core.
40 If the hardware has SR-IOV capability, loading its PF driver would
63 SR-IOV API
66 To enable SR-IOV capability:
79 To disable SR-IOV capability:
91 command below before enabling SR-IOV capabilities. This is the
[all …]
/linux/arch/m68k/include/asm/
H A Dirqflags.h13 asm volatile ("movew %%sr,%0" : "=d" (flags) : : "memory"); in arch_local_save_flags()
21 "move %/sr,%%d0 \n\t" in arch_local_irq_disable()
23 "move %%d0,%/sr \n" in arch_local_irq_disable()
28 asm volatile ("oriw #0x0700,%%sr" : : : "memory"); in arch_local_irq_disable()
36 "move %/sr,%%d0 \n\t" in arch_local_irq_enable()
38 "move %%d0,%/sr \n" in arch_local_irq_enable()
47 "andiw %0,%%sr" in arch_local_irq_enable()
63 asm volatile ("movew %0,%%sr" : : "d" (flags) : "memory"); in arch_local_irq_restore()
/linux/Documentation/devicetree/bindings/phy/
H A Dbrcm,sr-pcie-phy.yaml4 $id: http://devicetree.org/schemas/phy/brcm,sr-pcie-phy.yaml#
20 const: brcm,sr-pcie-phy
28 brcm,sr-cdru:
32 brcm,sr-mhb:
41 compatible = "brcm,sr-pcie-phy";
43 brcm,sr-cdru = <&cdru>;
44 brcm,sr-mhb = <&mhb>;
H A Dbrcm,sr-usb-combo-phy.yaml4 $id: http://devicetree.org/schemas/phy/brcm,sr-usb-combo-phy.yaml#
16 - brcm,sr-usb-combo-phy
17 - brcm,sr-usb-hs-phy
36 const: brcm,sr-usb-combo-phy
45 const: brcm,sr-usb-hs-phy
56 compatible = "brcm,sr-usb-combo-phy";
62 compatible = "brcm,sr-usb-hs-phy";
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn301/
H A Ddcn301_dccg.h32 SR(DPPCLK_DTO_CTRL),\
37 SR(REFCLK_CNTL),\
38 SR(DISPCLK_FREQ_CHANGE_CNTL),\
39 SR(DC_MEM_GLOBAL_PWR_REQ_CNTL),\
40 SR(MICROSECOND_TIME_BASE_DIV),\
41 SR(MILLISECOND_TIME_BASE_DIV),\
42 SR(DCCG_GATE_DISABLE_CNTL),\
43 SR(DCCG_GATE_DISABLE_CNTL2)

12345678910>>...28