Home
last modified time | relevance | path

Searched full:sf (Results 1 – 25 of 305) sorted by relevance

12345678910>>...13

/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_mmhubbub.h136 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_ENABLE, mask_sh),\
137 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_EN, mask_sh),\
138 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_ACK, mask_sh),\
139 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_SLICE_INT_EN, mask_sh),\
140 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN, mask_sh),\
141 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_LOCK, mask_sh),\
142 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUF_ADDR_FENCE_EN, mask_sh),\
143 SF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_VCE_INT_STATUS, mask_sh),\
144 SF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_INT_STATUS, mask_sh),\
145 SF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_OVERRUN_INT_STATUS, mask_sh),\
[all …]
/linux/drivers/gpu/drm/amd/display/dc/mmhubbub/dcn32/
H A Ddcn32_mmhubbub.h84 SF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_ENABLE, mask_sh),\
85 SF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_EN, mask_sh),\
86 SF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_ACK, mask_sh),\
87 SF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_SLICE_INT_EN, mask_sh),\
88 SF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN, mask_sh),\
89 SF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_LOCK, mask_sh),\
90 SF(MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUF_ADDR_FENCE_EN, mask_sh),\
91 SF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_INT_STATUS, mask_sh),\
92 SF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_SW_OVERRUN_INT_STATUS, mask_sh),\
93 SF(MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_CUR_BUF, mask_sh),\
[all …]
/linux/drivers/gpu/drm/amd/display/dc/mmhubbub/dcn20/
H A Ddcn20_mmhubbub.h91 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_ENABLE, mask_sh),\
92 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_EN, mask_sh),\
93 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_INT_ACK, mask_sh),\
94 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_SLICE_INT_EN, mask_sh),\
95 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_OVERRUN_INT_EN, mask_sh),\
96 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUFMGR_SW_LOCK, mask_sh),\
97 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_P_VMID, mask_sh),\
98 SF(MCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL, MCIF_WB_BUF_ADDR_FENCE_EN, mask_sh),\
99 SF(MCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R, MCIF_WB_BUFMGR_CUR_LINE_R, mask_sh),\
100 SF(MCIF_WB0_MCIF_WB_BUFMGR_STATUS, MCIF_WB_BUFMGR_VCE_INT_STATUS, mask_sh),\
[all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/sf/
H A Ddevlink.c7 #include "sf/dev/dev.h"
33 struct mutex sf_state_lock; /* Serializes sf state among user cmds & vhca event handler. */
42 static int mlx5_sf_function_id_insert(struct mlx5_sf_table *table, struct mlx5_sf *sf) in mlx5_sf_function_id_insert() argument
44 return xa_insert(&table->function_ids, sf->hw_fn_id, sf, GFP_KERNEL); in mlx5_sf_function_id_insert()
47 static void mlx5_sf_function_id_erase(struct mlx5_sf_table *table, struct mlx5_sf *sf) in mlx5_sf_function_id_erase() argument
49 xa_erase(&table->function_ids, sf->hw_fn_id); in mlx5_sf_function_id_erase()
57 struct mlx5_sf *sf; in mlx5_sf_alloc() local
73 sf = kzalloc_obj(*sf); in mlx5_sf_alloc()
74 if (!sf) { in mlx5_sf_alloc()
78 sf->id = id_err; in mlx5_sf_alloc()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn35/
H A Ddcn35_optc.h34 SF(OTG0_OTG_CRC_CNTL, OTG_CRC_WINDOW_DB_EN, mask_sh),\
35 SF(OTG0_OTG_CRC1_DATA_RG, CRC1_R_CR, mask_sh),\
36 SF(OTG0_OTG_CRC1_DATA_RG, CRC1_G_Y, mask_sh),\
37 SF(OTG0_OTG_CRC1_DATA_B, CRC1_B_CB, mask_sh),\
38 SF(OTG0_OTG_CRC2_DATA_RG, CRC2_R_CR, mask_sh),\
39 SF(OTG0_OTG_CRC2_DATA_RG, CRC2_G_Y, mask_sh),\
40 SF(OTG0_OTG_CRC2_DATA_B, CRC2_B_CB, mask_sh),\
41 SF(OTG0_OTG_CRC3_DATA_RG, CRC3_R_CR, mask_sh),\
42 SF(OTG0_OTG_CRC3_DATA_RG, CRC3_G_Y, mask_sh),\
43 SF(OTG0_OTG_CRC3_DATA_B, CRC3_B_CB, mask_sh),\
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_dwb.h47 #define SF(reg_name, field_name, post_fix)\ macro
85 SF(CNV0_WB_ENABLE, WB_ENABLE, mask_sh),\
86 SF(CNV0_WB_EC_CONFIG, DISPCLK_R_WB_GATE_DIS, mask_sh),\
87 SF(CNV0_WB_EC_CONFIG, DISPCLK_G_WB_GATE_DIS, mask_sh),\
88 SF(CNV0_WB_EC_CONFIG, DISPCLK_G_WBSCL_GATE_DIS, mask_sh),\
89 SF(CNV0_WB_EC_CONFIG, WB_LB_LS_DIS, mask_sh),\
90 SF(CNV0_WB_EC_CONFIG, WB_LUT_LS_DIS, mask_sh),\
91 SF(CNV0_CNV_MODE, CNV_WINDOW_CROP_EN, mask_sh),\
92 SF(CNV0_CNV_MODE, CNV_STEREO_TYPE, mask_sh),\
93 SF(CNV0_CNV_MODE, CNV_INTERLACED_MODE, mask_sh),\
[all …]
/linux/drivers/gpu/drm/amd/display/dc/mpc/dcn20/
H A Ddcn20_mpc.h138 SF(MPCC0_MPCC_CONTROL, MPCC_BG_BPC, mask_sh),\
139 SF(MPCC0_MPCC_CONTROL, MPCC_BOT_GAIN_MODE, mask_sh),\
140 SF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\
141 SF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\
142 SF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\
143 SF(MPC_OCSC_TEST_DEBUG_INDEX, MPC_OCSC_TEST_DEBUG_INDEX, mask_sh),\
144 SF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\
145 SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\
146 SF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\
147 SF(MPCC0_MPCC_STATUS, MPCC_DISABLED, mask_sh),\
[all …]
/linux/arch/sparc/kernel/
H A Dsignal_32.c77 struct signal_frame __user *sf; in do_sigreturn() local
88 sf = (struct signal_frame __user *) regs->u_regs[UREG_FP]; in do_sigreturn()
91 if (invalid_frame_pointer(sf, sizeof(*sf))) in do_sigreturn()
94 if (get_user(ufp, &sf->info.si_regs.u_regs[UREG_FP])) in do_sigreturn()
100 err = __get_user(pc, &sf->info.si_regs.pc); in do_sigreturn()
101 err |= __get_user(npc, &sf->info.si_regs.npc); in do_sigreturn()
108 err |= __copy_from_user(regs, &sf->info.si_regs, sizeof(struct pt_regs)); in do_sigreturn()
117 err |= __get_user(fpu_save, &sf->fpu_save); in do_sigreturn()
120 err |= __get_user(rwin_save, &sf->rwin_save); in do_sigreturn()
127 err |= __get_user(set.sig[0], &sf->info.si_mask); in do_sigreturn()
[all …]
H A Dsignal32.c85 struct signal_frame32 __user *sf; in do_sigreturn32() local
100 sf = (struct signal_frame32 __user *) regs->u_regs[UREG_FP]; in do_sigreturn32()
103 if (invalid_frame_pointer(sf, sizeof(*sf))) in do_sigreturn32()
106 if (get_user(ufp, &sf->info.si_regs.u_regs[UREG_FP])) in do_sigreturn32()
112 if (__get_user(pc, &sf->info.si_regs.pc) || in do_sigreturn32()
113 __get_user(npc, &sf->info.si_regs.npc)) in do_sigreturn32()
127 err = __get_user(regs->y, &sf->info.si_regs.y); in do_sigreturn32()
128 err |= __get_user(psr, &sf->info.si_regs.psr); in do_sigreturn32()
131 err |= __get_user(regs->u_regs[i], &sf->info.si_regs.u_regs[i]); in do_sigreturn32()
133 err |= __get_user(i, &sf->v8plus.g_upper[0]); in do_sigreturn32()
[all …]
H A Dsignal_64.c258 struct rt_signal_frame __user *sf; in do_rt_sigreturn() local
268 sf = (struct rt_signal_frame __user *) in do_rt_sigreturn()
272 if (invalid_frame_pointer(sf)) in do_rt_sigreturn()
275 if (get_user(ufp, &sf->regs.u_regs[UREG_FP])) in do_rt_sigreturn()
281 err = __get_user(tpc, &sf->regs.tpc); in do_rt_sigreturn()
282 err |= __get_user(tnpc, &sf->regs.tnpc); in do_rt_sigreturn()
290 err |= __get_user(regs->y, &sf->regs.y); in do_rt_sigreturn()
291 err |= __get_user(tstate, &sf->regs.tstate); in do_rt_sigreturn()
292 err |= copy_from_user(regs->u_regs, sf->regs.u_regs, sizeof(regs->u_regs)); in do_rt_sigreturn()
298 err |= __get_user(fpu_save, &sf->fpu_save); in do_rt_sigreturn()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn201/
H A Ddcn201_optc.h46 SF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_X, mask_sh),\
47 SF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_Y, mask_sh),\
48 SF(OTG0_OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_EN, mask_sh),\
49 SF(OTG0_OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, mask_sh),\
50 SF(OTG0_OTG_DOUBLE_BUFFER_CONTROL, OTG_RANGE_TIMING_DBUF_UPDATE_MODE, mask_sh),\
51 SF(OTG0_OTG_GSL_WINDOW_X, OTG_GSL_WINDOW_START_X, mask_sh),\
52 SF(OTG0_OTG_GSL_WINDOW_X, OTG_GSL_WINDOW_END_X, mask_sh), \
53 SF(OTG0_OTG_GSL_WINDOW_Y, OTG_GSL_WINDOW_START_Y, mask_sh),\
54 SF(OTG0_OTG_GSL_WINDOW_Y, OTG_GSL_WINDOW_END_Y, mask_sh),\
55 SF(OTG0_OTG_VUPDATE_KEEPOUT, OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, mask_sh), \
[all …]
/linux/net/mptcp/
H A Ddiag.c17 struct mptcp_subflow_context *sf; in subflow_get_info() local
32 sf = rcu_dereference(inet_csk(sk)->icsk_ulp_data); in subflow_get_info()
33 if (!sf) { in subflow_get_info()
38 if (sf->mp_capable) in subflow_get_info()
40 if (sf->request_mptcp) in subflow_get_info()
42 if (sf->mp_join) in subflow_get_info()
44 if (sf->request_join) in subflow_get_info()
46 if (sf->backup) in subflow_get_info()
48 if (sf->request_bkup) in subflow_get_info()
50 if (READ_ONCE(sf->fully_established)) in subflow_get_info()
[all …]
/linux/tools/perf/util/
H A Ds390-cpumsf.c183 struct s390_cpumsf *sf; member
196 static int s390_cpumcf_dumpctr(struct s390_cpumsf *sf, in s390_cpumcf_dumpctr() argument
203 if (!sf->use_logfile || sf->queues.nr_queues <= sample->cpu) in s390_cpumcf_dumpctr()
206 q = &sf->queues.queue_array[sample->cpu]; in s390_cpumcf_dumpctr()
214 rc = (sf->logdir) in s390_cpumcf_dumpctr()
216 sf->logdir, sample->cpu) in s390_cpumcf_dumpctr()
433 static void s390_cpumsf_dump(struct s390_cpumsf *sf, in s390_cpumsf_dump() argument
446 if (!s390_cpumsf_validate(sf->machine_type, buf, len, &bsdes, in s390_cpumsf_dump()
450 len, sf->machine_type, bsdes, dsdes); in s390_cpumsf_dump()
494 static void s390_cpumsf_dump_event(struct s390_cpumsf *sf, unsigned char *buf, in s390_cpumsf_dump_event() argument
[all …]
H A Dsrccode.c77 static void free_srcfile(struct srcfile *sf) in free_srcfile() argument
79 list_del_init(&sf->nd); in free_srcfile()
80 hlist_del(&sf->hash_nd); in free_srcfile()
81 map_total_sz -= sf->maplen; in free_srcfile()
82 munmap(sf->map, sf->maplen); in free_srcfile()
83 zfree(&sf->lines); in free_srcfile()
84 zfree(&sf->fn); in free_srcfile()
85 free(sf); in free_srcfile()
159 struct srcfile *sf = find_srcfile(fn); in find_sourceline() local
160 if (!sf) in find_sourceline()
[all …]
/linux/sound/synth/emux/
H A Dsoundfont.c27 static int is_identical_font(struct snd_soundfont *sf, int type, unsigned char *name);
31 struct snd_soundfont *sf, struct snd_sf_zone *zp);
33 struct snd_soundfont *sf);
35 struct snd_soundfont *sf, struct snd_sf_sample *sp);
37 struct snd_soundfont *sf);
39 struct snd_soundfont *sf, struct snd_sf_sample *sp);
43 static int remove_info(struct snd_sf_list *sflist, struct snd_soundfont *sf,
47 static struct snd_sf_sample *set_sample(struct snd_soundfont *sf,
49 static struct snd_sf_sample *find_sample(struct snd_soundfont *sf, int sample_id);
182 /* open patch; create sf list */
[all …]
/linux/Documentation/networking/device_drivers/ethernet/mellanox/mlx5/
H A Dswitchdev.rst49 device, and by default all the SF auxiliary devices are disabled.
50 This will allow user to configure the SF before the SF have been fully probed,
55 - Create SF::
62 $ devlink dev param set auxiliary/mlx5_core.sf.1 name enable_eth value true cmode driverinit
64 - Now, in order to fully probe the SF, use devlink reload::
66 $ devlink dev reload auxiliary/mlx5_core.sf.1
125 (sf add/del, vhca events) |
160 The mlx5 driver provides a mechanism to setup PCI VF/SF function attributes in
164 configuration of the PCI VF/SF is supported through devlink eswitch port.
166 Port function attributes should be set before PCI VF/SF is enumerated by the
[all …]
/linux/arch/arc/kernel/
H A Dsignal.c102 stash_usr_regs(struct rt_sigframe __user *sf, struct pt_regs *regs, in stash_usr_regs() argument
132 err = __copy_to_user(&(sf->uc.uc_mcontext.regs.scratch), &uregs.scratch, in stash_usr_regs()
133 sizeof(sf->uc.uc_mcontext.regs.scratch)); in stash_usr_regs()
136 err |= save_arcv2_regs(&(sf->uc.uc_mcontext), regs); in stash_usr_regs()
138 err |= __copy_to_user(&sf->uc.uc_sigmask, set, sizeof(sigset_t)); in stash_usr_regs()
143 static int restore_usr_regs(struct pt_regs *regs, struct rt_sigframe __user *sf) in restore_usr_regs() argument
149 err = __copy_from_user(&set, &sf->uc.uc_sigmask, sizeof(set)); in restore_usr_regs()
151 &(sf->uc.uc_mcontext.regs.scratch), in restore_usr_regs()
152 sizeof(sf->uc.uc_mcontext.regs.scratch)); in restore_usr_regs()
155 err |= restore_arcv2_regs(&(sf->uc.uc_mcontext), regs); in restore_usr_regs()
[all …]
/linux/kernel/cgroup/
H A Dmisc.c210 * @sf: Interface file
216 static int misc_cg_max_show(struct seq_file *sf, void *v) in misc_cg_max_show() argument
219 struct misc_cg *cg = css_misc(seq_css(sf)); in misc_cg_max_show()
226 seq_printf(sf, "%s max\n", misc_res_name[i]); in misc_cg_max_show()
228 seq_printf(sf, "%s %llu\n", misc_res_name[i], in misc_cg_max_show()
299 * @sf: Interface file
305 static int misc_cg_current_show(struct seq_file *sf, void *v) in misc_cg_current_show() argument
309 struct misc_cg *cg = css_misc(seq_css(sf)); in misc_cg_current_show()
314 seq_printf(sf, "%s %llu\n", misc_res_name[i], usage); in misc_cg_current_show()
322 * @sf: Interface file
[all …]
/linux/tools/testing/selftests/arm64/signal/testcases/
H A Dfake_sigreturn_bad_size_for_magic0.c16 struct fake_sigframe sf; variable
21 struct _aarch64_ctx *shead = GET_SF_RESV_HEAD(sf), *head; in fake_sigreturn_bad_size_for_magic0_run()
24 if (!get_current_context(td, &sf.uc, sizeof(sf.uc))) in fake_sigreturn_bad_size_for_magic0_run()
28 head = get_starting_head(shead, HDR_SZ, GET_SF_RESV_SIZE(sf), NULL); in fake_sigreturn_bad_size_for_magic0_run()
34 ASSERT_BAD_CONTEXT(&sf.uc); in fake_sigreturn_bad_size_for_magic0_run()
35 fake_sigreturn(&sf, sizeof(sf), 0); in fake_sigreturn_bad_size_for_magic0_run()
H A Dfake_sigreturn_duplicated_fpsimd.c16 struct fake_sigframe sf; variable
21 struct _aarch64_ctx *shead = GET_SF_RESV_HEAD(sf), *head; in fake_sigreturn_duplicated_fpsimd_run()
24 if (!get_current_context(td, &sf.uc, sizeof(sf.uc))) in fake_sigreturn_duplicated_fpsimd_run()
28 GET_SF_RESV_SIZE(sf), NULL); in fake_sigreturn_duplicated_fpsimd_run()
38 ASSERT_BAD_CONTEXT(&sf.uc); in fake_sigreturn_duplicated_fpsimd_run()
39 fake_sigreturn(&sf, sizeof(sf), 0); in fake_sigreturn_duplicated_fpsimd_run()
H A Dfake_sigreturn_missing_fpsimd.c17 struct fake_sigframe sf; variable
23 struct _aarch64_ctx *head = GET_SF_RESV_HEAD(sf); in fake_sigreturn_missing_fpsimd_run()
26 if (!get_current_context(td, &sf.uc, sizeof(sf.uc))) in fake_sigreturn_missing_fpsimd_run()
29 resv_sz = GET_SF_RESV_SIZE(sf); in fake_sigreturn_missing_fpsimd_run()
37 ASSERT_BAD_CONTEXT(&sf.uc); in fake_sigreturn_missing_fpsimd_run()
38 fake_sigreturn(&sf, sizeof(sf), 0); in fake_sigreturn_missing_fpsimd_run()
H A Dfake_sigreturn_bad_size.c16 struct fake_sigframe sf; variable
24 struct _aarch64_ctx *shead = GET_SF_RESV_HEAD(sf), *head; in fake_sigreturn_bad_size_run()
27 if (!get_current_context(td, &sf.uc, sizeof(sf.uc))) in fake_sigreturn_bad_size_run()
30 resv_sz = GET_SF_RESV_SIZE(sf); in fake_sigreturn_bad_size_run()
49 ASSERT_GOOD_CONTEXT(&sf.uc); in fake_sigreturn_bad_size_run()
65 ASSERT_BAD_CONTEXT(&sf.uc); in fake_sigreturn_bad_size_run()
66 fake_sigreturn(&sf, sizeof(sf), 0); in fake_sigreturn_bad_size_run()
H A Dfake_sigreturn_bad_magic.c16 struct fake_sigframe sf; variable
21 struct _aarch64_ctx *shead = GET_SF_RESV_HEAD(sf), *head; in fake_sigreturn_bad_magic_run()
24 if (!get_current_context(td, &sf.uc, sizeof(sf.uc))) in fake_sigreturn_bad_magic_run()
28 head = get_starting_head(shead, HDR_SZ * 2, GET_SF_RESV_SIZE(sf), NULL); in fake_sigreturn_bad_magic_run()
40 ASSERT_BAD_CONTEXT(&sf.uc); in fake_sigreturn_bad_magic_run()
41 fake_sigreturn(&sf, sizeof(sf), 0); in fake_sigreturn_bad_magic_run()
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_vmid.h41 SF(DCN_VM_CONTEXT0_CNTL, VM_CONTEXT0_PAGE_TABLE_DEPTH, mask_sh),\
42 SF(DCN_VM_CONTEXT0_CNTL, VM_CONTEXT0_PAGE_TABLE_BLOCK_SIZE, mask_sh),\
43 SF(DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_HI32, mask_sh),\
44 SF(DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, VM_CONTEXT0_PAGE_DIRECTORY_ENTRY_LO32, mask_sh),\
45 …SF(DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32, VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_HI4, mask_sh)…
46 …SF(DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32, VM_CONTEXT0_START_LOGICAL_PAGE_NUMBER_LO32, mask_sh…
47 SF(DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32, VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_HI4, mask_sh),\
48 SF(DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32, VM_CONTEXT0_END_LOGICAL_PAGE_NUMBER_LO32, mask_sh)
/linux/drivers/gpu/host1x/
H A Dfence.c35 struct host1x_syncpt_fence *sf = to_host1x_fence(f); in host1x_syncpt_fence_enable_signaling() local
37 if (host1x_syncpt_is_expired(sf->sp, sf->threshold)) in host1x_syncpt_fence_enable_signaling()
52 if (sf->timeout) { in host1x_syncpt_fence_enable_signaling()
55 schedule_delayed_work(&sf->timeout_work, msecs_to_jiffies(30000)); in host1x_syncpt_fence_enable_signaling()
58 host1x_intr_add_fence_locked(sf->sp->host, sf); in host1x_syncpt_fence_enable_signaling()
149 struct host1x_syncpt_fence *sf = to_host1x_fence(f); in host1x_fence_cancel() local
151 schedule_delayed_work(&sf->timeout_work, 0); in host1x_fence_cancel()
152 flush_delayed_work(&sf->timeout_work); in host1x_fence_cancel()

12345678910>>...13