| /linux/Documentation/devicetree/bindings/sound/ |
| H A D | rockchip,rk3328-codec.yaml | 68 clocks = <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
|
| /linux/include/dt-bindings/clock/ |
| H A D | exynos7-clk.h | 117 #define SCLK_I2S1 25 macro
|
| H A D | rk3188-cru-common.h | 32 #define SCLK_I2S1 76 macro
|
| H A D | rk3128-cru.h | 29 #define SCLK_I2S1 81 macro
|
| H A D | rk3228-cru.h | 28 #define SCLK_I2S1 81 macro
|
| H A D | rv1108-cru.h | 26 #define SCLK_I2S1 76 macro
|
| H A D | rk3328-cru.h | 31 #define SCLK_I2S1 42 macro
|
| H A D | px30-cru.h | 22 #define SCLK_I2S1 20 macro
|
| /linux/Documentation/devicetree/bindings/clock/ |
| H A D | samsung,exynos7-clock.yaml | 160 - const: sclk_i2s1
|
| /linux/drivers/clk/samsung/ |
| H A D | clk-exynos7.c | 347 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "dout_sclk_i2s1",
794 GATE(SCLK_I2S1, "sclk_i2s1_user", "sclk_i2s1",
|
| H A D | clk-exynos4.c | 641 DIV(CLK_SCLK_I2S1, "sclk_i2s1", "sclk_audio1", DIV_PERIL5, 0, 6),
|
| H A D | clk-exynos5420.c | 1004 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "dout_i2s1",
|
| H A D | clk-exynos5433.c | 1731 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "sclk_i2s1_peric",
|
| /linux/drivers/clk/rockchip/ |
| H A D | clk-rk3128.c | 368 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3228.c | 434 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rv1108.c | 521 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3188.c | 551 MUX(SCLK_I2S1, "sclk_i2s1", mux_sclk_i2s1_p, CLK_SET_RATE_PARENT,
|
| H A D | clk-rk3328.c | 387 GATE(SCLK_I2S1, "clk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
|
| H A D | clk-px30.c | 638 GATE(SCLK_I2S1, "clk_i2s1", "clk_i2s1_mux", CLK_SET_RATE_PARENT,
|
| /linux/arch/arm64/boot/dts/exynos/ |
| H A D | exynos7.dtsi | 243 "sclk_i2s1",
|
| /linux/arch/arm/boot/dts/rockchip/ |
| H A D | rk3066a.dtsi | 198 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1>;
|
| H A D | rk322x.dtsi | 144 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
|
| H A D | rk3128.dtsi | 513 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S_2CH>;
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3328.dtsi | 258 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
793 clocks = <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
|
| H A D | px30.dtsi | 414 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1>;
|