Home
last modified time | relevance | path

Searched full:sata (Results 1 – 25 of 850) sorted by relevance

12345678910>>...34

/freebsd/sys/contrib/device-tree/Bindings/ata/
H A Dnvidia,tegra-ahci.yaml7 title: Tegra AHCI SATA Controller
25 - description: SATA configuration and IPFS registers
26 - description: SATA AUX registers
33 - const: sata
34 - const: sata-oob
42 - const: sata
43 - const: sata-cold
44 - const: sata-oob
67 - const: sata-0
73 description: SATA HVD
[all...]
H A Dnvidia,tegra124-ahci.txt1 Tegra SoC SATA AHCI controller
9 - AHCI register set (SATA BAR5)
10 - SATA register set
11 - interrupts : Defines the interrupt used by SATA
15 - sata
16 - sata-oob
20 - sata
21 - sata-oob
22 - sata-cold
27 - sata-phy : XUSB PADCTL SATA PHY
[all …]
H A Drenesas,rcar-sata.yaml4 $id: http://devicetree.org/schemas/ata/renesas,rcar-sata.yaml#
17 - renesas,sata-r8a7779 # R-Car H1
20 - renesas,sata-r8a7742 # RZ/G1H
21 - renesas,sata-r8a7790-es1 # R-Car H2 ES1
22 - renesas,sata-r8a7790 # R-Car H2 other than ES1
23 - renesas,sata-r8a7791 # R-Car M2-W
24 - renesas,sata-r8a7793 # R-Car M2-N
25 - const: renesas,rcar-gen2-sata # generic R-Car Gen2
28 - renesas,sata-r8a774b1 # RZ/G2N
29 - renesas,sata-r8a774e1 # RZ/G2H
[all …]
H A Dsata-common.yaml4 $id: http://devicetree.org/schemas/ata/sata-common.yaml#
7 title: Common Properties for Serial AT attachment (SATA) controllers
14 AT attachment (SATA) storage devices. It doesn't constitute a device tree
18 The SATA controller-specific device tree bindings are responsible for
23 pattern: "^sata(@.*)?$"
25 Specifies the host controller node. SATA host controller nodes are named
26 "sata"
37 "^sata-port@[0-9a-e]$":
38 $ref: '#/$defs/sata-port'
40 DT nodes for ports connected on the SATA host. The SATA port
[all …]
H A Dexynos-sata.txt1 * Samsung AHCI SATA Controller
3 SATA nodes are defined to describe on-chip Serial ATA controllers.
4 Each SATA controller should have its own node.
7 - compatible : compatible list, contains "samsung,exynos5-sata"
8 - interrupts : <interrupt mapping for SATA IRQ>
10 - samsung,sata-freq : <frequency in MHz>
13 - phy-names : Must be "sata-phy"
17 - clock-names : Shall be "sata" for the external SATA bus clock,
21 sata@122f0000 {
23 samsung,sata-freq = <66>;
[all …]
H A Dcortina,gemini-sata-bridge.txt1 * Cortina Systems Gemini SATA Bridge
3 The Gemini SATA bridge in a SoC-internal PATA to SATA bridge that
5 them in different configurations to two SATA ports.
9 "cortina,gemini-sata-bridge"
11 - resets: phandles to the reset lines for both SATA bridges
17 the ATA controller and SATA bridges. Values 0..3:
37 - cortina,gemini-enable-sata-bridge: enables the PATA to SATA bridge
43 sata: sata@46000000 {
44 compatible = "cortina,gemini-sata-bridge";
54 cortina,gemini-enable-sata-bridge;
H A Dahci-platform.txt1 * AHCI SATA Controller
3 SATA nodes are defined to describe on-chip Serial ATA controllers.
4 Each SATA controller should have its own node.
21 - interrupts : <interrupt mapping for SATA IRQ>
32 - target-supply : regulator for SATA target power
34 - phys : reference to the SATA PHY node
35 - phy-names : must be "sata-phy"
49 - phys : reference to the SATA PHY node
50 - target-supply : regulator for SATA target power
53 sata@ffe08000 {
[all …]
H A Dahci-common.yaml14 This document defines device tree properties for a common AHCI SATA
24 - $ref: sata-common.yaml#
49 description: Power regulator for SATA target device
52 description: Power regulator for SATA PHY
55 description: Reference to the SATA PHY node
59 const: sata-phy
76 "^sata-port@[0-9a-f]+$":
90 $ref: /schemas/ata/sata-common.yaml#/$defs/sata-port
95 AHCI SATA port identifier. By design AHCI controller can't have
102 description: Individual AHCI SATA port PHY
[all …]
H A Dcortina,gemini-sata-bridge.yaml4 $id: http://devicetree.org/schemas/ata/cortina,gemini-sata-bridge.yaml#
7 title: Cortina Systems Gemini SATA Bridge
13 The Gemini SATA bridge in a SoC-internal PATA to SATA bridge that
15 them in different configurations to two SATA ports.
19 const: cortina,gemini-sata-bridge
26 description: phandles to the reset lines for both SATA bridges
54 Tell the desired multiplexing mode for the ATA controller and SATA
75 cortina,gemini-enable-sata-bridge:
77 description: Enables the PATA to SATA bridge inside the Gemnini SoC.
95 sata@46000000 {
[all …]
H A Dimx-sata.txt1 * Freescale i.MX AHCI SATA Controller
3 The Freescale i.MX SATA controller mostly conforms to the AHCI interface
8 - "fsl,imx53-ahci" for i.MX53 SATA controller
9 - "fsl,imx6q-ahci" for i.MX6Q SATA controller
10 - "fsl,imx6qp-ahci" for i.MX6QP SATA controller
11 - interrupts : interrupt mapping for SATA IRQ
15 - clock-names : should include "sata", "sata_ref" and "ahb" entries
24 - fsl,no-spread-spectrum : disable spread-spectrum clocking on the SATA
29 sata@2200000 {
36 clock-names = "sata", "sata_ref", "ahb";
H A Dfsl-sata.txt1 * Freescale 8xxx/3.0 Gb/s SATA nodes
3 SATA nodes are defined to describe on-chip Serial ATA controllers.
4 Each SATA port should have its own node.
8 "fsl,CHIP-sata", where CHIP is the processor
10 "fsl,pq-sata"
11 - interrupts : <interrupt mapping for SATA IRQ>
22 sata@18000 {
23 compatible = "fsl,mpc8379-sata", "fsl,pq-sata";
H A Dimx-sata.yaml4 $id: http://devicetree.org/schemas/ata/imx-sata.yaml#
7 title: Freescale i.MX AHCI SATA Controller
13 The Freescale i.MX SATA controller mostly conforms to the AHCI interface
33 - description: sata clock
34 - description: sata reference clock
40 - const: sata
62 description: if present, disable spread-spectrum clocking on the SATA link.
66 - description: phandle to SATA PHY.
70 calibration PHYs, although only the third lane PHY is used by SATA.
76 - const: sata-phy
[all …]
H A Dapm-xgene.txt1 * APM X-Gene 6.0 Gb/s SATA host controller nodes
3 SATA host controller nodes are defined to describe on-chip Serial ATA
4 controllers. Each SATA controller (pair of ports) have its own node.
19 - interrupts : Interrupt-specifier for SATA host controller IRQ.
24 * "sata-phy" for the SATA 6.0Gbps PHY
51 sata2: sata@1a400000 {
62 phy-names = "sata-phy";
65 sata3: sata@1a800000 {
76 phy-names = "sata-phy";
H A Drockchip,dwc-ahci.yaml7 title: Synopsys DWC AHCI SATA controller for Rockchip devices
14 implementation of the AHCI SATA controller found in Rockchip
41 sata-port@0:
51 "^sata-port@[1-9a-e]$": false
75 - const: sata
92 - const: sata
105 sata@fe210000 {
111 clock-names = "sata", "pmalive", "rxoob", "ref", "asic";
117 sata-port@0 {
121 phy-names = "sata-phy";
/freebsd/share/man/man4/
H A Dpms.430 .Nd "PMC-Sierra PM8001/8081/8088/8089/8074/8076/8077 SAS/SATA HBA Controller driver"
49 range of SAS/SATA HBA controllers.
79 PMC Sierra SPC SAS-SATA Card
81 PMC Sierra SPC-V SAS-SATA Card
83 PMC Sierra SPC-VE SAS-SATA Card
85 PMC Sierra SPC-V 16 Port SAS-SATA Card
87 PMC Sierra SPC-VE 16 Port SAS-SATA Card
89 PMC Sierra SPC-V SAS-SATA Card 12Gig
91 PMC Sierra SPC-VE SAS-SATA Card 12Gig
93 PMC Sierra SPC-V 16 Port SAS-SATA Card 12Gig
[all …]
H A Daac.453 and Ultra320, SATA and SAS RAID controllers.
138 Adaptec SATA RAID 2020SA ZCR
140 Adaptec SATA RAID 2025SA ZCR
142 Adaptec SATA RAID 2026ZCR
144 Adaptec SATA RAID 2410SA
146 Adaptec SATA RAID 2420SA
148 Adaptec SATA RAID 2610SA
150 Adaptec SATA RAID 2620SA
152 Adaptec SATA RAID 2810SA
154 Adaptec SATA RAID 2820SA
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/broadcom/stingray/
H A Dstingray-sata.dtsi33 sata {
48 sata0_port0: sata-port@0 {
51 phy-names = "sata-phy";
56 compatible = "brcm,iproc-sr-sata-phy";
63 sata0_phy0: sata-phy@0 {
78 sata1_port0: sata-port@0 {
81 phy-names = "sata-phy";
86 compatible = "brcm,iproc-sr-sata-phy";
93 sata1_phy0: sata-phy@0 {
108 sata2_port0: sata-port@0 {
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dbrcm-sata-phy.txt5 "brcm,bcm7216-sata-phy"
6 "brcm,bcm7425-sata-phy"
7 "brcm,bcm7445-sata-phy"
8 "brcm,iproc-ns2-sata-phy"
9 "brcm,iproc-nsp-sata-phy"
11 "brcm,iproc-sr-sata-phy"
12 "brcm,bcm63138-sata-phy"
18 "brcm,iproc-ns2-sata-phy" and "brcm,iproc-sr-sata-phy".
29 This property is not applicable for "brcm,iproc-ns2-sata-phy",
30 "brcm,iproc-nsp-sata-phy" and "brcm,iproc-sr-sata-phy".
[all …]
H A Dbrcm,sata-phy.yaml4 $id: http://devicetree.org/schemas/phy/brcm,sata-phy.yaml#
14 pattern: "^sata[-|_]phy(@.*)?$"
20 - brcm,bcm7216-sata-phy
21 - brcm,bcm7425-sata-phy
22 - brcm,bcm7445-sata-phy
23 - brcm,bcm63138-sata-phy
26 - const: brcm,iproc-nsp-sata-phy
28 - const: brcm,iproc-ns2-sata-phy
30 - const: brcm,iproc-sr-sata-phy
49 "^sata-phy@[0-9]+$":
[all …]
H A Dphy-miphy365x.txt5 for SATA and PCIe.
29 - sata: For SATA devices
33 - st,sata-gen : Generation of locally attached SATA IP. Expected values
37 - st,sata-tx-pol-inv : Bool property to invert the polarity SATA Tx (Txn/Txp)
50 reg-names = "sata", "pcie";
52 st,sata-gen = <3>;
57 reg-names = "sata", "pcie", "syscfg";
73 sata0: sata@fe380000 {
H A Dqcom-ipq806x-sata-phy.txt1 Qualcomm IPQ806x SATA PHY Controller
4 SATA PHY nodes are defined to describe on-chip SATA Physical layer controllers.
5 Each SATA PHY controller should have its own node.
8 - compatible: compatible list, contains "qcom,ipq806x-sata-phy"
9 - reg: offset and length of the SATA PHY register set;
15 sata_phy: sata-phy@1b400000 {
16 compatible = "qcom,ipq806x-sata-phy";
H A Dqcom-apq8064-sata-phy.txt1 Qualcomm APQ8064 SATA PHY Controller
4 SATA PHY nodes are defined to describe on-chip SATA Physical layer controllers.
5 Each SATA PHY controller should have its own node.
8 - compatible: compatible list, contains "qcom,apq8064-sata-phy".
9 - reg: offset and length of the SATA PHY register set;
16 sata_phy: sata-phy@1b400000 {
17 compatible = "qcom,apq8064-sata-phy";
H A Dqcom,sata-phy.yaml4 $id: http://devicetree.org/schemas/phy/qcom,sata-phy.yaml#
7 title: Qualcomm SATA PHY Controller
14 The Qualcomm SATA PHY describes on-chip SATA Physical layer controllers.
19 - qcom,ipq806x-sata-phy
20 - qcom,apq8064-sata-phy
46 sata_phy: sata-phy@1b400000 {
47 compatible = "qcom,ipq806x-sata-phy";
H A Dphy-mvebu.txt1 * Marvell MVEBU SATA PHY
3 Power control for the SATA phy found on Marvell MVEBU SoCs.
9 - reg : Offset and length of the register set for the SATA device
10 - compatible : Should be "marvell,mvebu-sata-phy"
12 - clock-names : Should be "sata"
15 sata-phy@84000 {
16 compatible = "marvell,mvebu-sata-phy";
19 clock-names = "sata";
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dmvebu-gated-clock.txt20 15 sata0 SATA Host 0
25 30 sata1 SATA Host 0
37 14 sata0_link SATA 0 Link
38 15 sata0_core SATA 0 Core
43 20 sata1_link SATA 1 Link
44 21 sata1_core SATA 1 Core
70 15 sata0 SATA 0
79 30 sata1 SATA 1
90 15 sata0 SATA 0
109 15 sata0 SATA Host 0
[all …]

12345678910>>...34