| /linux/arch/arm64/tools/ |
| H A D | sysreg | 14 # Res0 <msb>[:<lsb>]
60 Res0 63:32
65 Res0 63:31
68 Res0 28:0
72 Res0 63:36
80 Res0 28
83 Res0 25:24
86 Res0 20
88 Res0 18:16
93 Res0 11:7
[all …]
|
| H A D | gen-sysreg.awk | 121 res0 = "UL(0)"
139 define(reg "_RES0", "(" res0 ")")
145 res0 = null
165 res0 = "UL(0)"
194 if (res0 != null)
195 define(reg "_RES0", "(" res0 ")")
200 if (res0 != null || res1 != null || unkn != null)
209 res0 = null
229 res0 = null
237 $1 == "Res0" && (block_current() == "Sysreg" || block_current() == "SysregFields") {
[all …]
|
| /linux/arch/arm64/kvm/ |
| H A D | nested.c | 1584 * - HCR_EL2.NV1 being RES0 in limit_nv_id_reg()
1634 v &= ~masks->mask[sr].res0; in kvm_vcpu_apply_reg_masks()
1641 static __always_inline void set_sysreg_masks(struct kvm *kvm, int sr, u64 res0, u64 res1) in set_sysreg_masks() argument
1649 kvm->arch.sysreg_masks->mask[i].res0 = res0; in set_sysreg_masks()
1656 u64 res0, res1; in kvm_init_nv_sysregs() local
1669 res0 = res1 = 0; in kvm_init_nv_sysregs()
1671 res0 |= GENMASK(63, 56); in kvm_init_nv_sysregs()
1673 res0 |= VTTBR_CNP_BIT; in kvm_init_nv_sysregs()
1674 set_sysreg_masks(kvm, VTTBR_EL2, res0, res1); in kvm_init_nv_sysregs()
1677 res0 = GENMASK(63, 32) | GENMASK(30, 20); in kvm_init_nv_sysregs()
[all …]
|
| H A D | config.c | 14 * of a set of RES0 bits) and a feature. The flags indicate how the
26 #define RES0_POINTER BIT(3) /* Pointer to RES0 value instead of bits */
48 * register is effectively RES0.
52 * bits are effectively RES0.
119 * RES0 masks described as struct fgt_masks.
124 .feat_map = NEEDS_FEAT_RES0(&msk.res0, f),\
1171 int map_size, u64 res0, const char *str) in check_feat_map() argument
1178 if (mask != ~res0) in check_feat_map()
1180 str, mask ^ ~res0); in check_feat_map()
1276 u64 res0; in compute_reg_res0_bits() local
[all …]
|
| H A D | emulate-nested.c | 607 * [63] RES0 - Must be zero, as lost on insertion in the xarray
1986 * that are RES0 on one side, and an actual trap bit on the
2108 struct fgt_masks __n = { .str = #__m, .res0 = __m, }
2161 if ((BIT(tc.bit) & rmasks->res0) && in aggregate_fgt()
2162 (!wmasks || (BIT(tc.bit) & wmasks->res0))) in aggregate_fgt()
2166 rmasks->mask |= BIT(tc.bit) & ~rmasks->res0; in aggregate_fgt()
2168 rmasks->nmask |= BIT(tc.bit) & ~rmasks->res0; in aggregate_fgt()
2172 wmasks->mask |= BIT(tc.bit) & ~wmasks->res0; in aggregate_fgt()
2174 wmasks->nmask |= BIT(tc.bit) & ~wmasks->res0; in aggregate_fgt()
2183 u64 res0 = masks->res0; in check_fgt_masks() local
[all …]
|
| /linux/include/soc/fsl/qe/ |
| H A D | immap_qe.h | 26 u8 res0[0x04]; member
44 u8 res0[0x4]; member
59 u8 res0[0xA]; member
100 u8 res0[0x1C]; member
106 u8 res0[0x3]; member
136 u8 res0[0x40]; member
141 u8 res0[0x20]; member
161 u8 res0[0x1]; member
205 u8 res0[0x800]; member
233 u8 res0[0xF0]; member
[all …]
|
| /linux/Documentation/devicetree/bindings/iio/resolver/ |
| H A D | adi,ad2s1210.yaml | 35 the RES0 and RES1 input pins. In configuration mode, the resolution is
36 selected by setting the RES0 and RES1 bits in the control register.
38 RES1 RES0 Resolution (Bits)
103 GPIO lines connected to the RES0 and RES1 pins. These pins select the
105 RES0 and RES1 pins are hard-wired to match the assigned-resolution-bits
129 be measured. If resolution-gpios is omitted, it is assumed that RES0 and
|
| /linux/drivers/net/ethernet/freescale/ |
| H A D | ucc_geth.h | 41 u8 res0[0x100 - sizeof(struct ucc_fast)]; member
419 u8 res0[104]; member
423 u8 res0[40]; member
429 u8 res0[0x8]; member
439 u8 res0[64]; member
443 u8 res0[128]; member
475 u8 res0[1]; member
518 u8 res0[0x8]; member
568 u8 res0[0x38 - 0x02]; member
592 u8 res0[0x10 - 0x04]; member
[all …]
|
| /linux/drivers/hwmon/ |
| H A D | lm73.c | 48 14, /* 11-bits (0.25000 C/LSB): RES1 Bit = 0, RES0 Bit = 0 */
49 28, /* 12-bits (0.12500 C/LSB): RES1 Bit = 0, RES0 Bit = 1 */
50 56, /* 13-bits (0.06250 C/LSB): RES1 Bit = 1, RES0 Bit = 0 */
51 112, /* 14-bits (0.03125 C/LSB): RES1 Bit = 1, RES0 Bit = 1 */
|
| /linux/arch/s390/include/asm/ |
| H A D | cio.h | 82 * @res0: reserved
94 __u32 res0 : 3; member
120 * @res0: reserved
133 __u32 res0 : 1; member
|
| H A D | qdio.h | 127 * @res0: reserved parameters
142 u64 res0[6]; member
|
| /linux/drivers/crypto/ccp/ |
| H A D | tee-dev.h | 93 * @res0: reserved region
103 u32 res0[1]; member
|
| /linux/arch/arm64/include/asm/ |
| H A D | kgdb.h | 63 * RES0.". RES0 is heavily used in the ARM architecture documents as a
|
| H A D | cache.h | 96 * These bits are expected to be RES0. If not, return a value with in arch_compact_of_hwid()
|
| /linux/drivers/platform/mellanox/ |
| H A D | mlxbf-tmfifo.c | 176 * @res0: mapped resource block 0
193 void __iomem *res0; member
1356 fifo->res0 = devm_platform_ioremap_resource(pdev, 0); in mlxbf_tmfifo_probe()
1357 if (IS_ERR(fifo->res0)) in mlxbf_tmfifo_probe()
1358 return PTR_ERR(fifo->res0); in mlxbf_tmfifo_probe()
1368 fifo->rx.data = fifo->res0 + MLXBF_TMFIFO_RX_DATA_BF3; in mlxbf_tmfifo_probe()
1371 fifo->tx.data = fifo->res0 + MLXBF_TMFIFO_TX_DATA_BF3; in mlxbf_tmfifo_probe()
1373 fifo->rx.ctl = fifo->res0 + MLXBF_TMFIFO_RX_CTL; in mlxbf_tmfifo_probe()
1374 fifo->rx.sts = fifo->res0 + MLXBF_TMFIFO_RX_STS; in mlxbf_tmfifo_probe()
1375 fifo->rx.data = fifo->res0 + MLXBF_TMFIFO_RX_DATA; in mlxbf_tmfifo_probe()
|
| /linux/Documentation/translations/zh_TW/arch/loongarch/ |
| H A D | booting.rst | 40 u32 res0 = 0 /* 保留 */
|
| /linux/Documentation/translations/zh_CN/arch/loongarch/ |
| H A D | booting.rst | 40 u32 res0 = 0 /* 保留 */
|
| /linux/drivers/net/wireless/realtek/rtl8xxxu/ |
| H A D | rtl8xxxu.h | 977 u8 res0[0xe]; member
1018 u8 res0[2]; member
1082 u8 res0[0x0e]; member
1132 u8 res0[0x0e]; member
1175 u8 res0[0x0e]; member
1212 u8 res0[0x0e]; member
1248 u8 res0[0x1e]; member
1271 u8 res0[0x0e]; member
|
| /linux/Documentation/arch/loongarch/ |
| H A D | booting.rst | 34 u32 res0 = 0 /* Reserved */
|
| /linux/drivers/net/wireless/realtek/rtw88/ |
| H A D | rtw8814a.h | 25 u8 res0[0x0c]; member
|
| /linux/include/linux/ |
| H A D | hpet.h | 14 u64 res0; /* reserved */ member
|
| /linux/drivers/net/wan/ |
| H A D | fsl_ucc_hdlc.h | 27 __be16 res0; member
|
| /linux/arch/arm64/kvm/hyp/include/hyp/ |
| H A D | fault.h | 97 * Hijack HPFAR_EL2.NS (RES0 in Non-secure) to indicate a valid in __get_fault_info()
|
| /linux/drivers/hwtracing/intel_th/ |
| H A D | msu.h | 59 u32 res0[4]; member
|
| /linux/sound/soc/fsl/ |
| H A D | fsl_dma.h | 10 u8 res0[0x100]; member
|