| /linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-n1/ |
| H A D | memory.json | 8 …ECC or parity) in protected CPUs RAMs. On the core, this event counts errors in the caches (includ…
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/ |
| H A D | memory.json | 8 …ECC or parity) in protected CPUs RAMs. On the core, this event counts errors in the caches (includ…
|
| /linux/tools/perf/pmu-events/arch/arm64/ampere/emag/ |
| H A D | memory.json | 21 …t counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs",
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a76/ |
| H A D | exception.json | 6 …t counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs",
|
| /linux/arch/xtensa/variants/fsf/include/variant/ |
| H A D | core.h | 165 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
167 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
168 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /linux/drivers/remoteproc/ |
| H A D | ti_k3_common.c | 196 * internal RAMs. The .prepare() ops is invoked by remoteproc core before any
353 * RAMs only) to a kernel virtual address. The remote processors can access
354 * their RAMs at either an internal address visible only from a remote
|
| H A D | omap_remoteproc.c | 727 * translation (device address to kernel virtual address) for internal RAMs
|
| /linux/kernel/ |
| H A D | resource.c | 499 struct resource res, *rams; in walk_system_ram_res_rev() local
505 rams = kvzalloc_objs(struct resource, rams_size); in walk_system_ram_res_rev()
506 if (!rams) in walk_system_ram_res_rev()
517 rams_new = kvrealloc(rams, (rams_size + 16) * sizeof(struct resource), in walk_system_ram_res_rev()
522 rams = rams_new; in walk_system_ram_res_rev()
526 rams[i++] = res; in walk_system_ram_res_rev()
532 ret = (*func)(&rams[i], arg); in walk_system_ram_res_rev()
538 kvfree(rams); in walk_system_ram_res_rev()
|
| /linux/arch/xtensa/variants/dc232b/include/variant/ |
| H A D | core.h | 172 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
174 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
175 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/ |
| H A D | core.h | 185 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
187 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
188 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /linux/arch/powerpc/platforms/8xx/ |
| H A D | Kconfig | 154 This microcode relocates SMC1 and SMC2 parameter RAMs at
|
| /linux/arch/xtensa/variants/dc233c/include/variant/ |
| H A D | core.h | 218 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
220 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
221 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /linux/arch/xtensa/variants/csp/include/variant/ |
| H A D | core.h | 284 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
286 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
287 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /linux/arch/xtensa/variants/test_kc705_be/include/variant/ |
| H A D | core.h | 285 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
287 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
288 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /linux/arch/xtensa/variants/test_kc705_hifi/include/variant/ |
| H A D | core.h | 242 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
244 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
245 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /linux/arch/xtensa/variants/de212/include/variant/ |
| H A D | core.h | 284 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */
286 #define XCHAL_NUM_DATARAM 1 /* number of core data RAMs */
287 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /linux/Documentation/arch/arm/stm32/ |
| H A D | stm32-dma-mdma-chaining.rst | 29 the system SRAM) for different peripheral. It can access external RAMs but
111 three fast access static internal RAMs of various size, used for data storage.
|
| /linux/Documentation/devicetree/bindings/remoteproc/ |
| H A D | ti,pru-rproc.yaml | 17 use the Data RAMs present within the PRU-ICSS for code execution.
|
| H A D | ti,omap-remoteproc.yaml | 110 any RAMs)
|
| /linux/drivers/net/dsa/ |
| H A D | bcm_sf2_cfp.c | 459 /* Insert into Action and policer RAMs now */ in bcm_sf2_cfp_ipv4_rule_set()
761 /* Insert into Action and policer RAMs now */ in bcm_sf2_cfp_ipv6_rule_set()
817 /* Insert into Action and policer RAMs now, set chain ID to in bcm_sf2_cfp_ipv6_rule_set()
|
| /linux/drivers/gpu/drm/armada/ |
| H A D | armada_plane.c | 244 /* Disable plane and power down most RAMs and FIFOs */ in armada_drm_primary_plane_atomic_disable()
|
| /linux/arch/mips/include/asm/ |
| H A D | cpu-features.h | 595 * Some systems share FTLB RAMs between threads within a core (siblings in
|
| /linux/sound/hda/codecs/cirrus/ |
| H A D | cs420x.c | 205 * the clock and write enable to the S/PDIF SRC RAMs is not properly
|
| /linux/drivers/net/ethernet/microchip/sparx5/ |
| H A D | sparx5_main.c | 976 /* Initialize Switchcore and internal RAMs */ in mchp_sparx5_probe()
|
| /linux/drivers/net/ethernet/sun/ |
| H A D | cassini.h | 889 * checking all 17 RAMS.
915 RAMS */
|