Home
last modified time | relevance | path

Searched full:qca8k (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/net/dsa/qca/
H A DMakefile3 obj-$(CONFIG_NET_DSA_QCA8K) += qca8k.o
4 qca8k-y += qca8k-common.o qca8k-8xxx.o
6 qca8k-y += qca8k-leds.o
H A DKconfig12 tristate "Qualcomm Atheros QCA8K Ethernet switch family support"
16 This enables support for the Qualcomm Atheros QCA8K Ethernet
20 bool "Qualcomm Atheros QCA8K Ethernet switch family LEDs support"
26 QCA8K Ethernet switch chips.
H A Dqca8k-8xxx.c24 #include "qca8k.h"
50 "failed to write qca8k 32bit lo register\n"); in qca8k_mii_write_lo()
65 "failed to write qca8k 32bit hi register\n"); in qca8k_mii_write_hi()
84 "failed to read qca8k 32bit lo register\n"); in qca8k_mii_read_lo()
104 "failed to read qca8k 32bit hi register\n"); in qca8k_mii_read_hi()
154 "failed to set qca8k page\n"); in qca8k_set_page()
577 .disable_locking = true, /* Locking is handled by qca8k read/write */
967 snprintf(bus->id, MII_BUS_ID_SIZE, "qca8k-%d.%d", in qca8k_mdio_register()
973 bus->name = "qca8k user mii"; in qca8k_mdio_register()
982 bus->name = "qca8k-legacy user mii"; in qca8k_mdio_register()
[all …]
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,qca8k-nsscc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,qca8k-nsscc.yaml#
18 include/dt-bindings/clock/qcom,qca8k-nsscc.h
19 include/dt-bindings/reset/qcom,qca8k-nsscc.h
/linux/Documentation/devicetree/bindings/net/dsa/
H A Dqca8k.yaml4 $id: http://devicetree.org/schemas/net/dsa/qca8k.yaml#
13 If the QCA8K switch is connect to an SoC's external mdio-bus, each subnode
65 description: Qca8k switch have an internal mdio to access switch port.
/linux/drivers/net/phy/qcom/
H A DKconfig16 Currently supports the internal QCA8337(Internal qca8k PHY) model
/linux/net/dsa/
H A Dtag_qca.c121 MODULE_DESCRIPTION("DSA tag driver for Qualcomm Atheros QCA8K switches");
/linux/drivers/clk/qcom/
H A Dnsscc-qca8k.c16 #include <dt-bindings/clock/qcom,qca8k-nsscc.h>
17 #include <dt-bindings/reset/qcom,qca8k-nsscc.h>
2045 dev_err_ratelimited(&bus->dev, "fail to read qca8k mii register\n"); in qca8k_mii_read()
2060 dev_err_ratelimited(&bus->dev, "fail to write qca8k mii register\n"); in qca8k_mii_write()
2165 * The reference clock of QCA8k NSSCC needs to be enabled to make sure
2212 .name = "qcom,qca8k-nsscc",
2220 MODULE_DESCRIPTION("QCOM NSS_CC QCA8K Driver");