Home
last modified time | relevance | path

Searched full:polarity (Results 1 – 25 of 439) sorted by relevance

12345678910>>...18

/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Dmicrochip,pic32-evic.txt9 External interrupts have a software configurable edge polarity. Non external
10 interrupts have a type and polarity that is determined by the source of the
26 irq_type - is used to describe the type and polarity of an interrupt. For
29 IRQ_TYPE_EDGE_RISING or IRQ_TYPE_EDGE_FALLING to select the desired polarity.
34 polarity configuration. This array corresponds to the bits in the INTCON
49 and polarity.
/freebsd/sys/contrib/device-tree/Bindings/media/i2c/
H A Dtvp7002.txt10 - hsync-active: HSYNC Polarity configuration for the bus. Default value when
13 - vsync-active: VSYNC Polarity configuration for the bus. Default value when
16 - pclk-sample: Clock polarity of the bus. Default value when this property is
24 - field-even-active: Active-high Field ID output polarity control of the bus.
28 1 = FID output polarity inverted
H A Dtvp514x.txt17 - hsync-active: HSYNC Polarity configuration for endpoint.
19 - vsync-active: VSYNC Polarity configuration for endpoint.
21 - pclk-sample: Clock polarity of the endpoint.
H A Dadv7604.txt53 - hsync-active: Horizontal synchronization polarity. Defaults to active low.
54 - vsync-active: Vertical synchronization polarity. Defaults to active low.
55 - pclk-sample: Pixel clock polarity. Defaults to output on the falling edge.
/freebsd/sys/contrib/device-tree/Bindings/regulator/
H A Drichtek,rtmv20-regulator.yaml100 richtek,strobe-polarity-high:
101 description: Strobe pin active polarity control.
104 richtek,vsync-polarity-high:
105 description: Vsync pin active polarity control.
150 richtek,strobe-polarity-high;
151 richtek,vsync-polarity-high;
/freebsd/sys/contrib/device-tree/Bindings/gpio/
H A Dgpio.txt86 A gpio-specifier should contain a flag indicating the GPIO polarity; active-
90 The gpio-specifier's polarity flag should represent the physical level at the
97 When the device's signal polarity is configurable, the binding for the
100 a) Define a single static polarity for the signal, with the expectation that
102 that signal polarity.
104 The static choice of polarity may be either:
112 In particular, the polarity cannot be derived from the gpio-specifier, since
114 concepts of configurable signal polarity in the device, and possible board-
119 b) Pick a single option for device signal polarity, and document this choice
120 in the binding. The gpio-specifier should represent the polarity of the signal
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/addac/
H A Dadi,ad74115.yaml225 adi,ext1-burnout-current-polarity-sourcing:
228 When not present, the burnout current polarity for EXT1 is sinking.
229 When present, the burnout current polarity for EXT1 is sourcing.
240 adi,ext2-burnout-current-polarity-sourcing:
243 When not present, the burnout current polarity for EXT2 is sinking.
244 When present, the burnout current polarity for EXT2 is sourcing.
255 adi,viout-burnout-current-polarity-sourcing:
258 When not present, the burnout current polarity for VIOUT is sinking.
259 When present, the burnout current polarity for VIOUT is sourcing.
/freebsd/sys/contrib/device-tree/Bindings/hwmon/
H A Dti,ina2xx.yaml69 ti,alert-polarity-active-high:
70 description: Alert pin is asserted based on the value of Alert polarity Bit
74 the alert polarity to active-high.
99 ti,alert-polarity-active-high;
/freebsd/sys/contrib/device-tree/Bindings/extcon/
H A Dwlf,arizona.yaml42 Invert the polarity of the jack detection switch.
58 GPIO specifier for the GPIO controlling the headset polarity if one
96 Headset polarity configurations (generally used for detection of
99 represents one polarity configuration.
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dairoha,en8811h.yaml13 The Airoha EN8811H PHY has the ability to reverse polarity
31 Reverse rx polarity of the SERDES. This is the receiving
37 Reverse tx polarity of SERDES. This is the transmitting
/freebsd/sys/contrib/device-tree/Bindings/mmc/
H A Dmmc-controller.yaml52 # *NOTE* on CD and WP polarity. To use common for all SD/MMC host
53 # controllers line polarity properties, we have to fix the meaning
62 # as dedicated pins. Polarity of dedicated pins can be specified,
63 # using *-inverted properties. GPIO polarity can also be specified
69 # double-inversion and actually means the "normal" line polarity is
74 The Write Protect line polarity is inverted.
79 The CD line polarity is inverted.
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dnau8821.txt15 - nuvoton,jkdet-polarity: JKDET pin polarity. 0 - active high, 1 - active low.
49 nuvoton,jkdet-polarity = <GPIO_ACTIVE_LOW>;
/freebsd/sys/dev/irdma/
H A Dirdma_ctrl.c255 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity); in irdma_sc_add_arp_cache_entry()
288 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity); in irdma_sc_del_arp_cache_entry()
324 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity); in irdma_sc_manage_apbvt_entry()
407 temp = FIELD_PREP(IRDMA_CQPSQ_QHASH_WQEVALID, cqp->polarity) | in irdma_sc_manage_qhash_table_entry()
540 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity); in irdma_sc_qp_create()
611 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity); in irdma_sc_qp_modify()
654 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity); in irdma_sc_qp_destroy()
842 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity); in irdma_sc_alloc_local_mac_entry()
880 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity); in irdma_sc_add_local_mac_entry()
917 FIELD_PREP(IRDMA_CQPSQ_WQEVALID, cqp->polarity) | in irdma_sc_del_local_mac_entry()
[all …]
H A Dirdma_uk.c603 * @polarity: compatibility parameter
607 u32 num_sges, u8 polarity) in irdma_copy_inline_data_gen_1() argument
650 * @polarity: polarity of wqe valid bit
654 u32 num_sges, u8 polarity) in irdma_copy_inline_data() argument
656 u8 inline_valid = polarity << IRDMA_INLINE_VALID_S; in irdma_copy_inline_data()
980 cq->polarity = 1; in irdma_uk_cq_resize()
1158 u8 polarity; in irdma_uk_cq_poll_cmpl() local
1168 polarity = (u8)FIELD_GET(IRDMA_CQ_VALID, qword3); in irdma_uk_cq_poll_cmpl()
1169 if (polarity != cq->polarity) in irdma_uk_cq_poll_cmpl()
1183 polarity = (u8)FIELD_GET(IRDMA_CQ_VALID, qword7); in irdma_uk_cq_poll_cmpl()
[all …]
/freebsd/contrib/ofed/libirdma/
H A Dirdma_uk.c619 * @polarity: compatibility parameter
623 u32 num_sges, u8 polarity) in irdma_copy_inline_data_gen_1() argument
682 * @polarity: polarity of wqe valid bit
686 u32 num_sges, u8 polarity) in irdma_copy_inline_data() argument
688 u8 inline_valid = polarity << IRDMA_INLINE_VALID_S; in irdma_copy_inline_data()
1064 cq->polarity = 1; in irdma_uk_cq_resize()
1188 /* Check to see if polarity has changed */ in irdma_repost_rq_wqes()
1267 u8 polarity; in irdma_uk_cq_poll_cmpl() local
1277 polarity = (u8)FIELD_GET(IRDMA_CQ_VALID, qword3); in irdma_uk_cq_poll_cmpl()
1278 if (polarity != cq->polarity) in irdma_uk_cq_poll_cmpl()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/power/supply/
H A Dsummit,smb347-charger.yaml76 summit,inok-polarity:
78 Polarity of INOK signal indicating presence of external power supply.
91 description: INOK signal is fixed and polarity needs to be toggled
157 summit,inok-polarity = <SMB3XX_SYSOK_INOK_ACTIVE_LOW>;
/freebsd/sys/dev/bhnd/cores/pci/
H A Dbhnd_pci_hostbvar.h153 * Fix SerDes polarity on SerDes <= rev9 devices.
155 * The SerDes polarity must be saved at device attachment, and
247 * PCIe SerDes RX polarity.
249 * Initialized to the PCIe link's RX polarity
251 * correct polarity on resume */
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dcanaan,k210-fpioa.yaml122 input-polarity-invert:
125 Enable or disable pin input polarity inversion.
135 output-polarity-invert:
138 Enable or disable pin output polarity inversion.
/freebsd/sys/x86/isa/
H A Delcr.c30 * The ELCR is a register that controls the trigger mode and polarity of
37 * sane. Note that the polarity of ISA and EISA IRQs are linked to the
38 * trigger mode. All edge triggered IRQs use active-hi polarity, and
39 * all level triggered interrupts use active-lo polarity.
/freebsd/share/man/man9/
H A DBUS_CONFIG_INTR.933 .Nd "configure interrupt polarity and trigger mode"
50 method allows bus or device drivers to provide interrupt polarity and trigger
89 The interrupt polarity is standard for the bus to which the device is attached.
/freebsd/sys/contrib/device-tree/Bindings/thermal/
H A Drockchip-thermal.yaml69 rockchip,hw-tshut-polarity:
70 description: The hardware-controlled active polarity 0:LOW 1:HIGH.
100 rockchip,hw-tshut-polarity = <0>;
H A Drockchip-thermal.txt32 - rockchip,hw-tshut-polarity : The hardware-controlled active polarity 0:LOW
52 rockchip,hw-tshut-polarity = <0>;
/freebsd/sys/dev/mii/
H A Dnsphyterreg.h62 #define PHYSTS_MP_POLARITY 0x1000 /* polarity inverted */
135 #define BTSCR_POL_DS 0x0400 /* polarity detection and correction
166 #define TBTCTL_FORCE_POL_COR 0x0020 /* force polarity correction */
167 #define TBTCTL_INV_POLARITY 0x0010 /* inverted polarity */
168 #define TBTCTL_AUTOPOL_DIS 0x0008 /* auto-polarity disable */
/freebsd/sys/arm/broadcom/bcm2835/
H A Dbcm2835_spi.c209 bcm_spi_cpol_proc, "IU", "SPI BUS clock polarity"); in bcm_spi_sysctl_init()
215 bcm_spi_cspol0_proc, "IU", "SPI BUS chip select 0 polarity"); in bcm_spi_sysctl_init()
218 bcm_spi_cspol1_proc, "IU", "SPI BUS chip select 1 polarity"); in bcm_spi_sysctl_init()
221 bcm_spi_cspol2_proc, "IU", "SPI BUS chip select 2 polarity"); in bcm_spi_sysctl_init()
470 * Assign CS polarity first, while the CS indicates 'inactive'. in bcm_spi_transfer()
471 * This will need to set the correct polarity bit based on the 'cs', and in bcm_spi_transfer()
472 * the polarity bit will remain in this state, even after the transaction in bcm_spi_transfer()
493 * Set the mode in 'SPI_CS' (clock phase and polarity bits). in bcm_spi_transfer()
/freebsd/sys/contrib/device-tree/Bindings/serial/
H A D8250.yaml22 - aspeed,sirq-polarity-sense
197 aspeed,sirq-polarity-sense:
201 offset and bit number to identify how the SIRQ polarity should be
218 polarity (IRQ_TYPE_LEVEL_LOW or IRQ_TYPE_LEVEL_HIGH). Only

12345678910>>...18