Home
last modified time | relevance | path

Searched full:polarfire (Results 1 – 20 of 20) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/soc/microchip/
H A Dmicrochip,polarfire-soc-sys-controller.yaml4 $id: "http://devicetree.org/schemas/soc/microchip/microchip,polarfire-soc-sys-controller.yaml#"
7 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) system controller
13 The PolarFire SoC system controller is communicated with via a mailbox.
22 const: microchip,polarfire-soc-sys-controller
33 compatible = "microchip,polarfire-soc-sys-controller";
H A Dmicrochip,mpfs-sys-controller.yaml7 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) system controller
13 PolarFire SoC devices include a microcontroller acting as the system controller,
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dmicrochip,mpfs-clkcfg.yaml7 title: Microchip PolarFire Clock Control Module
13 Microchip PolarFire clock control (CLKCFG) is an integrated clock controller,
45 PolarFire clock IDs.
52 The AHB/AXI peripherals on the PolarFire SoC have reset support, so from
56 PolarFire clock IDs.
H A Dmicrochip,mpfs-ccc.yaml7 title: Microchip PolarFire SoC Fabric Clock Conditioning Circuitry
13 Microchip PolarFire SoC has 4 Clock Conditioning Circuitry blocks. Each of
15 the FPGA. For more information see "PolarFire SoC FPGA Clocking Resources" at:
58 PolarFire clock IDs.
H A Dmicrochip,mpfs.yaml7 title: Microchip PolarFire Clock Control Module Binding
13 Microchip PolarFire clock control (CLKCFG) is an integrated clock controller,
44 for the full list of PolarFire clock IDs.
/freebsd/sys/contrib/device-tree/Bindings/mailbox/
H A Dmicrochip,polarfire-soc-mailbox.yaml4 $id: "http://devicetree.org/schemas/mailbox/microchip,polarfire-soc-mailbox.yaml#"
7 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) mailbox controller
14 const: microchip,polarfire-soc-mailbox
41 compatible = "microchip,polarfire-soc-mailbox";
H A Dmicrochip,mpfs-mailbox.yaml7 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) mailbox controller
/freebsd/sys/contrib/device-tree/Bindings/riscv/
H A Dmicrochip.yaml7 title: Microchip PolarFire SoC-based boards
14 Microchip PolarFire SoC-based boards
/freebsd/sys/contrib/device-tree/Bindings/fpga/
H A Dmicrochip,mpf-spi-fpga-mgr.yaml7 title: Microchip Polarfire FPGA manager.
13 Device Tree Bindings for Microchip Polarfire FPGA Manager using slave SPI to
/freebsd/sys/contrib/device-tree/Bindings/rtc/
H A Dmicrochip,mfps-rtc.yaml8 title: Microchip PolarFire Soc (MPFS) RTC
40 on the PolarFire SoC shares it's reference with MTIMER so this will
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dmicrochip,pcie-host.yaml18 const: microchip,pcie-host-1.0 # PolarFire
23 fabric and the core complex on PolarFire SoC. The FICs require two clocks,
/freebsd/sys/contrib/device-tree/Bindings/net/can/
H A Dmicrochip,mpfs-can.yaml8 Microchip PolarFire SoC (MPFS) can controller
/freebsd/sys/contrib/device-tree/Bindings/i2c/
H A Dmicrochip,corei2c.yaml19 - const: microchip,mpfs-i2c # Microchip PolarFire SoC compatible SoCs
/freebsd/sys/contrib/device-tree/Bindings/spi/
H A Dmicrochip,mpfs-spi.yaml10 SPI and QSPI controllers on Microchip PolarFire SoC and the "soft"/
/freebsd/sys/contrib/device-tree/src/riscv/microchip/
H A Dmpfs-sev-kit.dts12 model = "Microchip PolarFire-SoC SEV Kit";
H A Dmicrochip-mpfs-icicle-kit.dts12 model = "Microchip PolarFire-SoC Icicle Kit";
H A Dmpfs-icicle-kit.dts12 model = "Microchip PolarFire-SoC Icicle Kit";
H A Dmicrochip-mpfs.dtsi11 model = "Microchip PolarFire SoC";
H A Dmpfs.dtsi10 model = "Microchip PolarFire SoC";
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dcdns,macb.yaml39 - microchip,mpfs-macb # Microchip PolarFire SoC