Home
last modified time | relevance | path

Searched full:parents (Results 1 – 25 of 984) sorted by relevance

12345678910>>...40

/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mp-nominal.dtsi13 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
29 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
36 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
44 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
51 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
58 assigned-clock-parents = <&clk IMX8MP_SYS_PLL3_OUT>,
67 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
82 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
94 assigned-clock-parents = <&clk IMX8MP_VPU_PLL_OUT>;
100 assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_1000M>;
[all …]
/freebsd/sys/dev/clk/allwinner/
H A Dccu_d1.c201 pll_cpux_parents, /* parents */
213 pll_ddr0_parents, /* parents */
227 pll_periph0_4x_parents, /* parents */
241 pll_periph0_2x_parents, /* parents */
253 pll_periph0_800m_parents, /* parents */
265 pll_periph0_parents, /* parents */
276 pll_video0_parents, /* parents */
290 pll_video0_4x_parents, /* parents */
302 pll_video0_2x_parents, /* parents */
313 pll_video1_parents, /* parents */
[all …]
H A Dccu_a83t.c197 "osc12M", osc12m_parents, /* name, parents */
208 "pll_c0cpux", pll_c0cpux_parents, /* name, parents */
219 "pll_c1cpux", pll_c1cpux_parents, /* name, parents */
232 "pll_audio", pll_audio_parents, /* name, parents */
245 "pll_video0", pll_video0_parents, /* name, parents */
258 "pll_ve", pll_ve_parents, /* name, parents */
271 "pll_ddr", pll_ddr_parents, /* name, parents */
284 "pll_periph", pll_periph_parents, /* name, parents */
297 "pll_gpu", pll_gpu_parents, /* name, parents */
310 "pll_hsic", pll_hsic_parents, /* name, parents */
[all …]
H A Dccu_a31.c243 "pll_cpu", pll_parents, /* name, parents */
255 "pll_audio", pll_parents, /* name, parents */
293 "pll_video0", pll_parents, /* name, parents */
314 "pll_ve", pll_parents, /* name, parents */
326 "pll_ddr", pll_parents, /* name, parents */
339 "pll_periph", pll_parents, /* name, parents */
361 "pll_video1", pll_parents, /* name, parents */
383 "pll_gpu", pll_parents, /* name, parents */
396 "pll_mipi", pll_mipi_parents, /* name, parents */
408 "pll9", pll_parents, /* name, parents */
[all …]
H A Dccu_a64.c228 "pll_cpux", pll_cpux_parents, /* name, parents */
241 "pll_audio", pll_audio_parents, /* name, parents */
280 "pll_video0", pll_video0_parents, /* name, parents */
302 "pll_ve", pll_ve_parents, /* name, parents */
315 "pll_ddr0", pll_ddr0_parents, /* name, parents */
330 "pll_periph0_2x", pll_periph0_2x_parents, /* name, parents */
352 "pll_periph1_2x", pll_periph1_2x_parents, /* name, parents */
373 "pll_video1", pll_video1_parents, /* name, parents */
386 "pll_gpu", pll_gpu_parents, /* name, parents */
409 "pll_hsic", pll_hsic_parents, /* name, parents */
[all …]
H A Dccu_h3.c245 "pll_cpux", pll_cpux_parents, /* name, parents */
258 "pll_audio", pll_audio_parents, /* name, parents */
297 "pll_video", pll_video_parents, /* name, parents */
310 "pll_ve", pll_ve_parents, /* name, parents */
323 "pll_ddr", pll_ddr_parents, /* name, parents */
338 "pll_periph0", pll_periph0_parents, /* name, parents */
359 "pll_gpu", pll_gpu_parents, /* name, parents */
372 "pll_periph1", pll_periph1_parents, /* name, parents */
385 "pll_de", pll_de_parents, /* name, parents */
398 "cpux", cpux_parents, /* name, parents */
[all …]
H A Dccu_a10.c200 "pll_core", pll_parents, /* name, parents */
212 "pll_video0", pll_parents, /* name, parents */
224 "pll_video0-2x", pll_video0_2x_parents, /* name, parents */
232 "pll_video1", pll_parents, /* name, parents */
244 "pll_video1-2x", pll_video1_2x_parents, /* name, parents */
257 "cpu", cpu_parents, /* name, parents */
261 "axi", axi_parents, /* name, parents */
270 "ahb", ahb_parents, /* name, parents */
279 "apb0", apb0_parents, /* name, parents */
290 "apb1", apb1_parents, /* name, parents */
[all …]
H A Dccu_h6.c174 "pll_cpux", pll_cpux_parents, /* name, parents */
185 "pll_ddr0", pll_ddr0_parents, /* name, parents */
197 "pll_periph0_4x", pll_peri0_4x_parents, /* name, parents */
227 "pll_periph1_4x", pll_peri1_4x_parents, /* name, parents */
257 "pll_gpu", pll_gpu_parents, /* name, parents */
269 "pll_video0_4x", pll_video0_4x_parents, /* name, parents */
290 "pll_video1_4x", pll_video1_4x_parents, /* name, parents */
311 "pll_ve", pll_ve_parents, /* name, parents */
323 "pll_de", pll_de_parents, /* name, parents */
335 "pll_hsic", pll_hsic_parents, /* name, parents */
[all …]
/freebsd/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/
H A DErrnoChecker.cpp75 const DynTypedNodeList Parents = ParentCtx.getParents(*S); in isInCondition() local
76 if (Parents.empty()) in isInCondition()
78 const auto *ParentS = Parents[0].get<Stmt>(); in isInCondition() local
79 if (!ParentS || isa<CallExpr>(ParentS)) in isInCondition()
81 switch (ParentS->getStmtClass()) { in isInCondition()
83 CondFound = (S == cast<IfStmt>(ParentS)->getCond()); in isInCondition()
86 CondFound = (S == cast<ForStmt>(ParentS)->getCond()); in isInCondition()
89 CondFound = (S == cast<DoStmt>(ParentS)->getCond()); in isInCondition()
92 CondFound = (S == cast<WhileStmt>(ParentS)->getCond()); in isInCondition()
95 CondFound = (S == cast<SwitchStmt>(ParentS)->getCond()); in isInCondition()
[all …]
/freebsd/contrib/llvm-project/clang/lib/Tooling/Refactoring/
H A DASTSelection.cpp253 llvm::SmallVector<SelectedASTNode::ReferenceType, 8> Parents; member
293 const Stmt *Parent = Parents[Parents.size() - 1].get().Node.get<Stmt>(); in canonicalize()
297 // Look through the implicit casts in the parents. in canonicalize()
299 for (; (ParentIndex + 1) <= Parents.size() && isa<ImplicitCastExpr>(Parent); in canonicalize()
302 Parents[Parents.size() - ParentIndex - 1].get().Node.get<Stmt>(); in canonicalize()
310 Node = Parents[Parents.size() - ParentIndex]; in canonicalize()
312 Parents.pop_back(); in canonicalize()
398 return CodeRangeASTSelection(Selected.Node, Selected.Parents, in create()
409 Selected.Parents.push_back(Selected.Node); in create()
410 return CodeRangeASTSelection(Selected.Node, Selected.Parents, in create()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dti,phy-j721e-wiz.yaml98 assigned-clock-parents:
105 - assigned-clock-parents
134 assigned-clock-parents:
141 - assigned-clock-parents
211 assigned-clock-parents = <&k3_clks 292 15>, <&k3_clks 292 4>;
220 assigned-clock-parents = <&k3_clks 293 13>;
227 assigned-clock-parents = <&k3_clks 293 0>;
245 assigned-clock-parents = <&k3_clks 292 11>;
/freebsd/contrib/llvm-project/clang/include/clang/AST/
H A DParentMapContext.h1 //===- ParentMapContext.h - Map of parents using DynTypedNode ---*- C++ -*-===//
10 // multiple parents.
29 /// Returns the parents of the given node (within the traversal scope).
31 /// Note that this will lazily compute the parents of all nodes
44 /// more complex by statements in templates having multiple parents - those
48 /// where to search for the parents, for example when looking at a statement
72 std::unique_ptr<ParentMap> Parents; variable
/freebsd/usr.bin/gprof/
H A Dgprof.callg51 its parents.
54 all of its parents. This is the denominator of
57 parents the name of this parent, with an indication of the
91 * these fields are omitted for parents (or
98 ** static-only parents and children are indicated
H A Darcs.c85 * prepend this parent to the parents of this child in addarc()
87 arcp -> arc_parentlist = childp -> parents; in addarc()
88 childp -> parents = arcp; in addarc()
224 * propagate children times up to parents. in doarcs()
402 cyclenlp -> parents = 0; /* list of caller arcs */ in cyclelink()
423 for ( arcp=memberp->parents ; arcp ; arcp=arcp->arc_parentlist ) { in cyclelink()
458 * some of their parents in cycleanalyze()
466 for ( arcp = nlp -> parents; arcp; arcp = arcp -> arc_parentlist ) { in cycleanalyze()
779 * printflag as the union of parents' printflags
780 * propfraction as the sum of fractional parents' propfractions
[all …]
/freebsd/contrib/llvm-project/clang/lib/AST/
H A DParentMapContext.cpp1 //===- ParentMapContext.cpp - Map of parents using DynTypedNode -*- C++ -*-===//
10 // multiple parents.
26 void ParentMapContext::clear() { Parents.reset(); } in clear()
63 /// Contains parents of a node.
85 /// Maps from a node to its parents. This is used for nodes that have
349 /// parents as defined by the \c RecursiveASTVisitor.
370 /// Parents is the parent storage (either PointerParents or OtherParents).
372 void addParent(MapNodeTy MapNode, MapTy *Parents) { in addParent() argument
386 auto &NodeOrVector = (*Parents)[MapNode]; in addParent()
420 MapTy *Parents) { in TraverseNode() argument
[all …]
/freebsd/share/doc/psd/18.gprof/
H A Dpresent.me65 called/total \ \ parents
88 the routines that are its direct parents and children.
110 Similarly, the parents of each routine are listed,
136 the Caller routines as its parents,
146 The self and descendant fields of the parents
149 the parents directly).
258 among the parents of the ``\s-1WRITE\s+1'' procedure.
260 of parents of ``\s-1WRITE\s+1'',
263 Each format routine will have one or more parents,
/freebsd/sys/contrib/device-tree/Bindings/display/msm/
H A Ddsi-controller-main.yaml113 For DSI on SM8650 and older: parents of "byte" and "pixel" for the given
118 assigned-clock-parents:
249 - assigned-clock-parents
274 - assigned-clock-parents
299 - assigned-clock-parents
323 - assigned-clock-parents
363 - assigned-clock-parents
415 - assigned-clock-parents
454 assigned-clock-parents = <&dsi_phy 0>, <&dsi_phy 1>;
/freebsd/contrib/llvm-project/clang/include/clang/Tooling/Refactoring/
H A DASTSelection.h102 ArrayRef<SelectedASTNode::ReferenceType> getParents() { return Parents; } in getParents()
139 ArrayRef<SelectedASTNode::ReferenceType> Parents, in CodeRangeASTSelection() argument
141 : SelectedNode(SelectedNode), Parents(Parents.begin(), Parents.end()), in CodeRangeASTSelection()
148 llvm::SmallVector<SelectedASTNode::ReferenceType, 8> Parents; variable
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-j784s4-j742s2-main-common.dtsi126 assigned-clock-parents = <&k3_clks 157 63>;
291 assigned-clock-parents = <&k3_clks 97 3>;
303 assigned-clock-parents = <&k3_clks 98 3>;
315 assigned-clock-parents = <&k3_clks 99 3>;
327 assigned-clock-parents = <&k3_clks 100 3>;
339 assigned-clock-parents = <&k3_clks 101 3>;
351 assigned-clock-parents = <&k3_clks 102 3>;
363 assigned-clock-parents = <&k3_clks 103 3>;
375 assigned-clock-parents = <&k3_clks 104 3>;
387 assigned-clock-parents = <&k3_clks 105 3>;
[all …]
H A Dk3-j721s2-main.dtsi230 assigned-clock-parents = <&k3_clks 63 2>;
242 assigned-clock-parents = <&k3_clks 64 2>;
254 assigned-clock-parents = <&k3_clks 65 2>;
266 assigned-clock-parents = <&k3_clks 66 2>;
278 assigned-clock-parents = <&k3_clks 67 2>;
290 assigned-clock-parents = <&k3_clks 68 2>;
302 assigned-clock-parents = <&k3_clks 69 2>;
314 assigned-clock-parents = <&k3_clks 70 2>;
326 assigned-clock-parents = <&k3_clks 71 2>;
338 assigned-clock-parents = <&k3_clks 72 2>;
[all …]
/freebsd/lib/libgeom/
H A Dgeom_getxml.c54 * expected to be sufficient for single geom and its parents. In case of
98 geom_getxml_geom(const char *class, const char *geom, int parents) in geom_getxml_geom() argument
111 gctl_ro_param(r, "parents", sizeof(parents), &parents); in geom_getxml_geom()
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dnvidia,tegra-audio-graph-card.yaml40 assigned-clock-parents:
65 - assigned-clock-parents
83 assigned-clock-parents = <0>, <0>, <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
103 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
173 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
H A Dnvidia,tegra210-ahub.yaml47 assigned-clock-parents:
124 - assigned-clock-parents
141 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
178 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
189 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx7ulp.dtsi155 assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
167 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
176 assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
264 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC_BUS_CLK>;
288 assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
337 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
350 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
362 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
374 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
/freebsd/share/doc/papers/kerntune/
H A D2.t84 the routines that are its direct parents and children.
100 called/total \ \ parents
130 Similarly, the parents of each routine are listed,
160 the Caller routines as its parents,
170 The self and descendant fields of the parents
173 the parents directly).

12345678910>>...40