Searched full:ppv2 (Results 1 – 9 of 9) sorted by relevance
| /linux/drivers/net/ethernet/marvell/mvpp2/ |
| H A D | mvpp2.h | 3 * Definitions for Marvell PPv2 network controller for Armada 375 SoC. 490 /* Per-port XGMAC registers. PPv2.2 and PPv2.3, only for GOP port 0, 527 /* SMI registers. PPv2.2 and PPv2.3, relative to priv->iface_base. */ 531 /* TAI registers, PPv2.2 only, relative to priv->iface_base */ 603 /* XPCS registers.PPv2.2 and PPv2.3 */ 614 /* FCA registers. PPv2.2 and PPv2.3 */ 623 /* XPCS registers. PPv2.2 and PPv2.3 */ 630 /* PTP registers. PPv2.2 only */ 1039 /* On PPv2.2 and PPv2.3, each "software thread" can access the base 1046 /* On PPv2.2 and PPv2.3, some port control registers are located into [all …]
|
| H A D | Makefile | 3 # Makefile for the Marvell PPv2 driver.
|
| H A D | mvpp2_cls.h | 3 * RSS and Classifier definitions for Marvell PPv2 Network Controller
|
| H A D | mvpp2_prs.h | 3 * Header Parser definitions for Marvell PPv2 Network Controller
|
| H A D | mvpp2_debugfs.c | 3 * Driver for Marvell PPv2 network controller for Armada 375 SoC.
|
| H A D | mvpp2_cls.c | 3 * RSS and Classifier helpers for Marvell PPv2 Network Controller
|
| H A D | mvpp2_prs.c | 3 * Header Parser helpers for Marvell PPv2 Network Controller
|
| /linux/drivers/clk/mvebu/ |
| H A D | cp110-system-controller.c | 15 * - PPv2 core (1/3 PLL0) 90 [CP110_GATE_PPV2] = "ppv2", 258 /* PPv2 is PLL0/3 */ in cp110_syscon_common_probe() 259 ppv2_name = ap_cp_unique_name(dev, syscon_node, "ppv2-core"); in cp110_syscon_common_probe()
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | marvell,pp2.yaml | 14 Marvell Armada 375 Ethernet Controller (PPv2.1) 15 Marvell Armada 7K/8K Ethernet Controller (PPv2.2) 16 Marvell CN913X Ethernet Controller (PPv2.3)
|