| /linux/drivers/perf/ |
| H A D | arm_pmu_acpi.c | 49 * a fixed value in HW (for both SPIs and PPIs) that we cannot change in arm_pmu_acpi_register_irq()
238 * corresponding GSI once (e.g. when we have PPIs). in arm_pmu_acpi_parse_irqs()
268 * the PMU (e.g. we don't have mismatched PPIs).
288 pr_warn("mismatched PPIs detected\n"); in pmu_irq_matches()
|
| H A D | arm_pmu_platform.c | 134 dev_warn(dev, "multiple PPIs or mismatched SPI/PPI detected\n"); in pmu_parse_irqs()
|
| H A D | arm_spe_pmu.c | 1159 /* Request our PPIs (note that the IRQ is still disabled) */ in arm_spe_pmu_dev_init()
|
| /linux/Documentation/devicetree/bindings/interrupt-controller/ |
| H A D | ti,omap4-wugen-mpu | 20 - Only SPIs can use the WUGEN as an interrupt parent. SGIs and PPIs
|
| H A D | arm,gic.yaml | 17 Primary GIC is attached directly to the CPU and typically has PPIs and SGIs.
19 have PPIs or SGIs.
|
| H A D | nvidia,tegra20-ictlr.txt | 27 - Only SPIs can use the ictlr as an interrupt parent. SGIs and PPIs
|
| H A D | arm,gic-v3.yaml | 63 interrupt types other than PPI or PPIs that are not partitioned,
|
| /linux/drivers/acpi/arm64/ |
| H A D | gtdt.c | 86 * acpi_gtdt_map_ppi() - Map the PPIs of per-cpu arch_timer.
90 * So we only handle the non-secure timer PPIs,
|
| /linux/Documentation/devicetree/bindings/timer/ |
| H A D | arm,arch_timer.yaml | 18 per-processor interrupts via PPIs. The memory mapped timer is attached to a GIC
|
| /linux/drivers/clocksource/ |
| H A D | timer-mediatek-cpux.c | 87 * on the CPU timer PPIs as well, so we don't declare TIMER_OF_IRQ.
|
| /linux/arch/arm64/kvm/ |
| H A D | arch_timer.c | 1454 u32 ppis = 0; in timer_irqs_are_valid() local
1469 * We know by construction that we only have PPIs, so in timer_irqs_are_valid()
1472 ppis |= BIT(irq); in timer_irqs_are_valid()
1475 valid = hweight32(ppis) == nr_timers(vcpu); in timer_irqs_are_valid()
|
| /linux/arch/arm64/kvm/vgic/ |
| H A D | vgic.c | 90 /* SGIs and PPIs */ in vgic_get_irq()
410 * @vcpu: The CPU for PPIs or NULL for global interrupts
579 * @vcpu: Pointer to the VCPU (used for PPIs)
|
| H A D | vgic-mmio.c | 746 * for PPIs this is IMPLEMENTATION DEFINED. The arch timer in vgic_mmio_write_config()
747 * code relies on PPIs being level triggered, so we also in vgic_mmio_write_config()
|
| H A D | vgic-mmio-v3.c | 569 * The GICv3 per-IRQ registers are split to control PPIs and SGIs in the
|
| /linux/drivers/gpio/ |
| H A D | gpio-xgene-sb.c | 194 /* Skip SGIs and PPIs*/ in xgene_gpio_sb_domain_alloc()
|
| /linux/drivers/irqchip/ |
| H A D | irq-hip04.c | 135 /* Misconfigured PPIs are usually not fatal */ in hip04_irq_set_type()
|
| H A D | irq-gic-v3.c | 754 /* Misconfigured PPIs are usually not fatal */ in gic_set_type()
1152 pr_info("GICv3 features: %d PPIs%s%s\n", in gic_update_rdist_properties()
1317 /* Configure SGIs/PPIs as non-secure Group-1 */ in gic_cpu_init()
1660 * Partitioned PPIs are an unfortunate exception. in gic_irq_domain_translate()
|
| H A D | irq-gic.c | 308 /* Misconfigured PPIs are usually not fatal */ in gic_set_type()
|
| /linux/tools/testing/selftests/kvm/lib/aarch64/ |
| H A D | gic_v3.c | 317 /* Set a default priority for all the SGIs and PPIs */ in gicv3_cpu_init()
|
| /linux/tools/testing/selftests/kvm/aarch64/ |
| H A D | vgic_irq.c | 97 /* can inject PPIs, PPIs, and/or SPIs. */
|
| /linux/include/kvm/ |
| H A D | arm_vgic.h | 123 struct kvm_vcpu *vcpu; /* SGIs and PPIs: The VCPU
|
| /linux/Documentation/virt/kvm/devices/ |
| H A D | arm-vgic-v3.rst | 284 PPIs are reported per VCPU as specified in the mpidr field, and SPIs are
|
| /linux/drivers/net/hyperv/ |
| H A D | hyperv_net.h | 939 u8 ppi_flags; /* valid/present bits for the above PPIs */
|
| H A D | rndis_filter.c | 410 /* Copy the PPIs into nvchan->recv_buf */ in rndis_get_ppi()
|