Home
last modified time | relevance | path

Searched full:pl310 (Results 1 – 25 of 72) sorted by relevance

123

/freebsd/sys/contrib/device-tree/Bindings/arm/
H A Dl2c2x0.yaml14 PL220/PL310 and variants) based level 2 cache controller. All these various
34 - arm,pl310-cache
37 # DEPRECATED by "brcm,bcm11351-a2-pl310-cache"
38 - bcm,bcm11351-a2-pl310-cache
42 - brcm,bcm11351-a2-pl310-cache
53 # with arm,pl310-cache controller.
55 - const: arm,pl310-cache
109 I/O coherent mode. Valid only when the arm,pl310-cache compatible
157 description: The default behavior of the L220 or PL310 cache
166 description: enable parity checking on the L2 cache (L220 or PL310).
[all …]
/freebsd/sys/contrib/device-tree/Bindings/cache/
H A Dl2c2x0.yaml14 PL220/PL310 and variants) based level 2 cache controller. All these various
34 - arm,pl310-cache
37 # DEPRECATED by "brcm,bcm11351-a2-pl310-cache"
38 - bcm,bcm11351-a2-pl310-cache
42 - brcm,bcm11351-a2-pl310-cache
53 # with arm,pl310-cache controller.
55 - const: arm,pl310-cache
109 I/O coherent mode. Valid only when the arm,pl310-cache compatible
157 description: The default behavior of the L220 or PL310 cache
166 description: enable parity checking on the L2 cache (L220 or PL310).
[all …]
/freebsd/sys/contrib/device-tree/src/arm/arm/
H A Dvexpress-v2p-ca9.dts165 compatible = "arm,pl310-cache";
225 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
234 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
270 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
277 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
284 /* PL310, L2 cache, RAM cell supply (not PL310 logic) */
291 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
/freebsd/sys/arm/arm/
H A Dpl310.c44 #include <machine/pl310.h>
58 * Define this if you need to disable PL310 for debugging purpose
80 TUNABLE_INT("hw.pl310.enabled", &pl310_enabled);
94 {"arm,pl310", true}, /* Non-standard, FreeBSD. */
95 {"arm,pl310-cache", true},
171 ("bad pl310 ram latency register address")); in pl310_set_ram_latency()
175 KASSERT(setup <= 8, ("bad pl310 setup latency: %d", setup)); in pl310_set_ram_latency()
180 KASSERT(read <= 8, ("bad pl310 read latency: %d", read)); in pl310_set_ram_latency()
185 KASSERT(write <= 8, ("bad pl310 write latency: %d", write)); in pl310_set_ram_latency()
203 * We disable PL310 only when something fishy is going in pl310_filter()
[all …]
H A Dplatform_pl310_if.m34 #include <machine/pl310.h>
58 * Initialize the pl310, e.g. to configure the prefetch control. The following
/freebsd/sys/arm/conf/
H A DZEDBOARD53 device pl310 # PL310 L2 cache controller
H A DNOTES29 device pl310 # PL310 L2 cache controller
H A DGENERIC121 device pl310 # PL310 L2 cache controller
H A DARMADA38X100 device pl310
/freebsd/sys/arm/include/
H A Dpl310.h34 * PL310 - L2 Cache Controller register offsets.
155 * pl310_read4 - read a 32-bit value from the PL310 registers
156 * pl310_write4 - write a 32-bit value from the PL310 registers
/freebsd/sys/arm/freescale/imx/
H A Dimx6_pl310.c30 * The machine-dependent part of the arm/pl310 driver for imx6 SoCs.
42 #include <machine/pl310.h>
/freebsd/sys/arm/mv/armada38x/
H A Darmada38x_pl310.c28 * The machine-dependent part of the arm/pl310 driver for Armada 38x SoCs.
40 #include <machine/pl310.h>
H A Dfiles.armada38x10 arm/mv/armada38x/armada38x_pl310.c optional pl310
/freebsd/sys/conf/
H A Dfiles.arm52 arm/arm/pl310.c optional pl310
55 arm/arm/platform_pl310_if.m optional platform pl310
/freebsd/sys/contrib/device-tree/src/arm/axis/
H A Dartpec6.dtsi61 next-level-cache = <&pl310>;
68 next-level-cache = <&pl310>;
133 pl310: cache-controller@faf10000 { label
134 compatible = "arm,pl310-cache";
/freebsd/sys/contrib/device-tree/src/arm/nxp/vf/
H A Dvf610.dtsi13 compatible = "arm,pl310-cache";
/freebsd/sys/arm/ti/omap4/
H A Dfiles.omap410 arm/ti/omap4/omap4_l2cache.c optional pl310
H A Domap4_l2cache.c36 #include <machine/pl310.h>
/freebsd/sys/dts/arm/
H A Dzynq-7000.dtsi64 pl310@f02000 {
65 compatible = "arm,pl310";
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Dst,sti-irq-syscfg.txt5 and PL310 L2 Cache IRQs are controlled using System Configuration registers.
/freebsd/sys/arm/mv/
H A Dfiles.arm717 arm/mv/armada38x/armada38x_pl310.c optional pl310
/freebsd/sys/arm/xilinx/
H A Dzy7_l2cache.c38 #include <machine/pl310.h>
/freebsd/sys/contrib/device-tree/src/arm/hpe/
H A Dhpe-gxp.dtsi49 compatible = "arm,pl310-cache";
/freebsd/sys/contrib/device-tree/src/arm/calxeda/
H A Dhighbank.dts136 compatible = "arm,pl310-cache";
/freebsd/sys/contrib/device-tree/src/arm/unisoc/
H A Drda8810pl.dtsi142 compatible = "arm,pl310-cache";

123