/freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
H A D | pinctrl-mt7622.txt | 10 - #gpio-cells: Should be two. The first cell is the pin number and the 23 phrase "pin configuration node". 25 MT7622 pin configuration nodes act as a container for an arbitrary number of 27 pin, a group, or a list of pins or groups. This configuration can include the 28 mux function to select on those pin(s)/group(s), and various pin configuration 55 - pins: An array of strings. Each string contains the name of a pin. 83 pins can be referenced via the pin names as the below table shown and the 88 Pin #: Valid values for pins 90 PIN 0: "GPIO_A" 91 PIN 1: "I2S1_IN" [all …]
|
H A D | samsung-pinctrl.txt | 1 Samsung GPIO and Pin Mux/Config controller 3 Samsung's ARM based SoC's integrates a GPIO and Pin mux/config hardware 10 - "samsung,s3c2412-pinctrl": for S3C2412-compatible pin-controller, 11 - "samsung,s3c2416-pinctrl": for S3C2416-compatible pin-controller, 12 - "samsung,s3c2440-pinctrl": for S3C2440-compatible pin-controller, 13 - "samsung,s3c2450-pinctrl": for S3C2450-compatible pin-controller, 14 - "samsung,s3c64xx-pinctrl": for S3C64xx-compatible pin-controller, 15 - "samsung,s5pv210-pinctrl": for S5PV210-compatible pin-controller, 16 - "samsung,exynos3250-pinctrl": for Exynos3250 compatible pin-controller. 17 - "samsung,exynos4210-pinctrl": for Exynos4210 compatible pin-controller. [all …]
|
H A D | renesas,pfc-pinctrl.txt | 1 * Renesas Pin Function Controller (GPIO and Pin Mux/Config) 3 The Pin Function Controller (PFC) is a Pin Mux/Config controller. On SH73A0, 7 Pin Control 13 - "renesas,pfc-emev2": for EMEV2 (EMMA Mobile EV2) compatible pin-controller. 14 - "renesas,pfc-r8a73a4": for R8A73A4 (R-Mobile APE6) compatible pin-controller. 15 - "renesas,pfc-r8a7740": for R8A7740 (R-Mobile A1) compatible pin-controller. 16 - "renesas,pfc-r8a7742": for R8A7742 (RZ/G1H) compatible pin-controller. 17 - "renesas,pfc-r8a7743": for R8A7743 (RZ/G1M) compatible pin-controller. 18 - "renesas,pfc-r8a7744": for R8A7744 (RZ/G1N) compatible pin-controller. 19 - "renesas,pfc-r8a7745": for R8A7745 (RZ/G1E) compatible pin-controller. [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/microchip/ |
H A D | sama5d3_lcd.dtsi | 60 <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */ 61 AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */ 62 AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ 63 AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ 64 AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ 65 AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ 66 AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ 67 AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ 68 AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */ 69 AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */ [all …]
|
H A D | at91sam9x5_lcd.dtsi | 63 <AT91_PIOC 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */ 64 AT91_PIOC 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */ 65 AT91_PIOC 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ 66 AT91_PIOC 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ 67 AT91_PIOC 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ 68 AT91_PIOC 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ 69 AT91_PIOC 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ 70 AT91_PIOC 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ 71 AT91_PIOC 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */ 72 AT91_PIOC 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */ [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/exynos/ |
H A D | exynosautov9-pinctrl.dtsi | 3 * Samsung's ExynosAutov9 SoC pin-mux and pin-config device tree source 7 * Samsung's ExynosAutov9 SoC pin-mux and pin-config options are listed as 42 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 47 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 60 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 61 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 66 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 67 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 106 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 107 samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>; [all …]
|
H A D | exynos7885-pinctrl.dtsi | 3 * Samsung Exynos7885 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos7885 SoC pin-mux and pin-config options are listed as 84 samsung,pin-function = <EXYNOS_PIN_FUNC_F>; 85 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 90 samsung,pin-function = <EXYNOS_PIN_FUNC_F>; 91 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 96 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 97 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_PREV>; 98 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 99 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; [all …]
|
H A D | exynos5433-pinctrl.dtsi | 3 * Samsung's Exynos5433 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos5433 SoC pin-mux and pin-config options are listed as device 14 #define PIN(_pin, _func, _pull, _drv) \ macro 15 pin- ## _pin { \ 17 samsung,pin-function = <EXYNOS_PIN_FUNC_ ##_func>; \ 18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \ 19 samsung,pin-drv = <EXYNOS5433_PIN_DRV_ ##_drv>; \ 23 PIN(_pin, INPUT, _pull, _drv) 26 PIN(_pin, OUTPUT, _pull, _drv) 29 PIN(_pin, 2, _pull, _drv) [all …]
|
H A D | exynos7-pinctrl.dtsi | 3 * Samsung's Exynos7 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos7 SoC pin-mux and pin-config options are listed as 189 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 190 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 191 samsung,pin-drv = <EXYNOS7_PIN_DRV_LV1>; 196 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 197 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 198 samsung,pin-drv = <EXYNOS7_PIN_DRV_LV1>; 203 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 204 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; [all …]
|
H A D | exynos850-pinctrl.dtsi | 3 * Samsung's Exynos850 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos850 SoC pin-mux and pin-config options are listed as device 108 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 109 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 110 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 116 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 117 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 118 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 124 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 125 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/samsung/ |
H A D | s5pv210-pinctrl.dtsi | 3 * Samsung's S5PV210 SoC device tree source - pin control-related 11 * Samsung's S5PV210 SoC pin banks, pin-mux and pin-config options are 18 pin- ## _pin { \ 20 samsung,pin-con-pdn = <S5PV210_PIN_PDN_ ##_mode>; \ 21 samsung,pin-pud-pdn = <S5PV210_PIN_PULL_ ##_pull>; \ 279 samsung,pin-function = <S5PV210_PIN_FUNC_2>; 280 samsung,pin-pud = <S5PV210_PIN_PULL_NONE>; 281 samsung,pin [all...] |
H A D | exynos4x12-pinctrl.dtsi | 3 * Samsung's Exynos4x12 SoCs pin-mux and pin-config device tree source 8 * Samsung's Exynos4x12 SoCs pin-mux and pin-config options are listed as device 15 pin- ## _pin { \ 17 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \ 18 samsung,pin-pud-pdn = <EXYNOS_PIN_PULL_ ##_pull>; \ 128 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 129 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 130 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 135 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 136 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
H A D | exynos4210-pinctrl.dtsi | 3 * Samsung's Exynos4210 SoC pin-mux and pin-config device tree source 10 * Samsung's Exynos4210 SoC pin-mux and pin-config options are listed as device 147 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 148 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 149 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 154 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 155 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 156 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 161 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 162 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
H A D | exynos5250-pinctrl.dtsi | 3 * Samsung's Exynos5250 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos5250 SoC pin-mux and pin-config options are listed as device 202 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 203 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 204 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 209 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 210 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 211 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 216 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 217 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; [all …]
|
H A D | exynos3250-pinctrl.dtsi | 3 * Samsung's Exynos3250 SoCs pin-mux and pin-config device tree source 8 * Samsung's Exynos3250 SoCs pin-mux and pin-config options are listed as device 15 pin- ## _pin { \ 17 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>; \ 18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \ 19 samsung,pin-drv = <EXYNOS4_PIN_DRV_ ##_drv>; \ 23 pin- ## _pin { \ 25 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \ 26 samsung,pin-pud-pdn = <EXYNOS_PIN_PULL_ ##_pull>; \ 88 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; [all …]
|
H A D | exynos5420-pinctrl.dtsi | 3 * Samsung's Exynos5420 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos5420 SoC pin-mux and pin-config options are listed as device 63 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 64 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 65 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 70 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 71 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 72 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 162 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 163 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
H A D | s3c64xx-pinctrl.dtsi | 4 * - pin control-related definitions 8 * Samsung's S3C64xx SoCs pin banks, pin-mux and pin-config options are 16 * Pin banks 131 * Pin groups 136 samsung,pin-function = <S3C64XX_PIN_FUNC_2>; 137 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>; 142 samsung,pin-function = <S3C64XX_PIN_FUNC_2>; 143 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>; 148 samsung,pin-function = <S3C64XX_PIN_FUNC_2>; 149 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>; [all …]
|
H A D | exynos5260-pinctrl.dtsi | 3 * Samsung's Exynos5260 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos5260 SoC pin-mux and pin-config options are listed as device 201 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 202 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 203 samsung,pin-drv = <EXYNOS5260_PIN_DRV_LV1>; 208 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 209 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 210 samsung,pin-drv = <EXYNOS5260_PIN_DRV_LV1>; 215 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 216 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
H A D | exynos5410-pinctrl.dtsi | 3 * Exynos5410 SoC pin-mux and pin-config device tree source 282 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 283 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 284 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 289 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 290 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 291 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 296 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 297 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 298 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/exynos/google/ |
H A D | gs101-pinctrl.dtsi | 3 * GS101 SoC pin-mux and pin-config device tree source 120 samsung,pin-function = <GS101_PIN_FUNC_2>; 121 samsung,pin-pud = <GS101_PIN_PULL_NONE>; 126 samsung,pin-function = <GS101_PIN_FUNC_2>; 127 samsung,pin-pud = <GS101_PIN_PULL_NONE>; 132 samsung,pin-function = <GS101_PIN_FUNC_2>; 133 samsung,pin-pud = <GS101_PIN_PULL_NONE>; 138 samsung,pin-function = <GS101_PIN_FUNC_2>; 139 samsung,pin-pud = <GS101_PIN_PULL_NONE>; 140 samsung,pin-drv = <GS101_PIN_DRV_2_5_MA>; [all …]
|
/freebsd/sys/dev/qcom_tlmm/ |
H A D | qcom_tlmm_ipq4018_hw.c | 63 * Set the pin function. This is a hardware and pin specific mapping. 69 int pin, int function) in qcom_tlmm_ipq4018_hw_pin_set_function() argument 75 if (pin >= sc->gpio_npins) in qcom_tlmm_ipq4018_hw_pin_set_function() 78 reg = GPIO_READ(sc, QCOM_TLMM_IPQ4018_REG_PIN(pin, in qcom_tlmm_ipq4018_hw_pin_set_function() 84 GPIO_WRITE(sc, QCOM_TLMM_IPQ4018_REG_PIN(pin, in qcom_tlmm_ipq4018_hw_pin_set_function() 91 * Get the pin function. This is a hardware and pin specific mapping. 97 int pin, int *function) in qcom_tlmm_ipq4018_hw_pin_get_function() argument 103 if (pin >= sc->gpio_npins) in qcom_tlmm_ipq4018_hw_pin_get_function() 107 reg = GPIO_READ(sc, QCOM_TLMM_IPQ4018_REG_PIN(pin, in qcom_tlmm_ipq4018_hw_pin_get_function() 122 int pin) in qcom_tlmm_ipq4018_hw_pin_set_oe_output() argument [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/actions/ |
H A D | s900-bubblegum-96.dts | 69 * NC = not connected (pin out but not routed from the chip to 71 * "[PER]" = pin is muxed for [peripheral] (not GPIO) 94 "GPIO-A", /* GPIO_0, LSEC pin 23 */ 95 "GPIO-B", /* GPIO_1, LSEC pin 24 */ 96 "GPIO-C", /* GPIO_2, LSEC pin 25 */ 97 "GPIO-D", /* GPIO_3, LSEC pin 26 */ 98 "GPIO-E", /* GPIO_4, LSEC pin 27 */ 99 "GPIO-F", /* GPIO_5, LSEC pin 28 */ 100 "GPIO-G", /* GPIO_6, LSEC pin 29 */ 101 "GPIO-H", /* GPIO_7, LSEC pin 30 */ [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/tesla/ |
H A D | fsd-pinctrl.dtsi | 56 samsung,pin-function = <FSD_PIN_FUNC_2>; 57 samsung,pin-pud = <FSD_PIN_PULL_DOWN>; 58 samsung,pin-drv = <FSD_PIN_DRV_LV4>; 63 samsung,pin-function = <FSD_PIN_FUNC_2>; 64 samsung,pin-pud = <FSD_PIN_PULL_UP>; 65 samsung,pin-drv = <FSD_PIN_DRV_LV4>; 240 samsung,pin-function = <FSD_PIN_FUNC_2>; 241 samsung,pin-pud = <FSD_PIN_PULL_UP>; 242 samsung,pin-drv = <FSD_PIN_DRV_LV4>; 247 samsung,pin-function = <FSD_PIN_FUNC_2>; [all …]
|
/freebsd/sys/arm/mv/ |
H A D | gpio.c | 99 int pin; member 307 if (OF_getencprop(node, "pin-count", &pincnt, sizeof(pcell_t)) >= 0 || in mv_gpio_attach() 313 device_printf(dev, "ERROR: no pin-count or ngpios entry found!\n"); in mv_gpio_attach() 320 /* Assign generic capabilities to every gpio pin */ in mv_gpio_attach() 405 void (*hand)(void *), void *arg, int pin, int flags, void **cookiep) in mv_gpio_setup_intrhandler() argument 414 if (pin < 0 || pin >= sc->pin_num) in mv_gpio_setup_intrhandler() 416 event = sc->gpio_events[pin]; in mv_gpio_setup_intrhandler() 419 if (sc->gpio_setup[pin].gp_flags & MV_GPIO_IN_DEBOUNCE) { in mv_gpio_setup_intrhandler() 420 error = mv_gpio_debounce_init(dev, pin); in mv_gpio_setup_intrhandler() 425 } else if (sc->gpio_setup[pin].gp_flags & MV_GPIO_IN_IRQ_DOUBLE_EDGE) in mv_gpio_setup_intrhandler() [all …]
|
/freebsd/usr.sbin/gpioctl/ |
H A D | gpioctl.8 | 43 .Ar pin 48 .Ar pin 55 .Ar pin 56 .Ar pin-name 60 .Ar pin 68 .Pa pin 70 .Pa pin-number 72 .Pa pin-name . 73 If it is a number and a pin has this number as its name and you did not use 83 .It Fl c Ar pin Ar flag Op flag ... [all …]
|