Home
last modified time | relevance | path

Searched full:phy1 (Results 1 – 25 of 326) sorted by relevance

12345678910>>...14

/linux/Documentation/devicetree/bindings/usb/
H A Damlogic,meson-g12a-usb-ctrl.yaml114 - const: usb2-phy1 # USB2 PHY1 if USBOTG_B port is used
133 - const: usb2-phy1 # USB2 PHY1 if USBOTG_B port is used
153 - const: usb2-phy1 # USB2 PHY1 if USBOTG_B port is used
168 - const: usb2-phy1 # USB2 PHY1 if USBOTG_B port is used
187 - const: usb2-phy1 # USB2 PHY1 if USBOTG_B port is used
214 phy-names = "usb2-phy0", "usb2-phy1", "usb3-phy0";
/linux/arch/arm/boot/dts/marvell/
H A Darmada-388-clearfog-base.dts33 phy = <&phy1>;
41 line-name = "phy1-reset";
47 phy1: ethernet-phy@1 { label
59 /* phy1 reset */
H A Darmada-388-rd.dts63 phy = <&phy1>;
73 phy1: ethernet-phy@1 { label
/linux/Documentation/firmware-guide/acpi/dsd/
H A Dphy.rst34 Device(PHY1) {
36 } // end of PHY1
46 as device object references (e.g. \_SB.MDI0.PHY1).
99 The PHY1 and PHY2 nodes represent the PHYs connected to MDIO bus MDI0
106 Device(PHY1) {
108 } // end of PHY1
130 Package (2) {"phy-handle", \_SB.MDI0.PHY1}
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,sm8450-dispcc.yaml33 - description: Byte clock from DSI PHY1
34 - description: Pixel clock from DSI PHY1
37 - description: Link clock from DP PHY1
38 - description: VCO DIV clock from DP PHY1
H A Dqcom,sm8550-dispcc.yaml38 - description: Byte clock from DSI PHY1
39 - description: Pixel clock from DSI PHY1
42 - description: Link clock from DP PHY1
43 - description: VCO DIV clock from DP PHY1
H A Dqcom,gcc-msm8953.yaml29 - description: Byte clock from DSI PHY1
30 - description: Pixel clock from DSI PHY1
H A Dqcom,gcc-msm8976.yaml31 - description: Pixel clock from DSI PHY1
32 - description: Byte clock from DSI PHY1
H A Dqcom,sm7150-dispcc.yaml32 - description: Byte clock from MDSS DSI PHY1
33 - description: Pixel clock from MDSS DSI PHY1
H A Dqcom,sdm845-dispcc.yaml32 - description: Byte clock from DSI PHY1
33 - description: Pixel clock from DSI PHY1
/linux/drivers/media/platform/ti/omap3isp/
H A Dispcsiphy.c75 /* Only the CCP2B on PHY1 is configurable. */ in csiphy_routing_cfg_3430()
338 struct isp_csiphy *phy1 = &isp->isp_csiphy1; in omap3isp_csiphy_init() local
348 phy1->isp = isp; in omap3isp_csiphy_init()
349 mutex_init(&phy1->mutex); in omap3isp_csiphy_init()
352 phy1->csi2 = &isp->isp_csi2c; in omap3isp_csiphy_init()
353 phy1->num_data_lanes = ISP_CSIPHY1_NUM_DATA_LANES; in omap3isp_csiphy_init()
354 phy1->cfg_regs = OMAP3_ISP_IOMEM_CSI2C_REGS1; in omap3isp_csiphy_init()
355 phy1->phy_regs = OMAP3_ISP_IOMEM_CSIPHY1; in omap3isp_csiphy_init()
/linux/arch/arm64/boot/dts/broadcom/stingray/
H A Dstingray-usb.dtsi29 phy-names = "phy0", "phy1";
39 phy-names = "phy0", "phy1";
63 phy-names = "phy0", "phy1", "phy2";
/linux/drivers/gpio/
H A Dgpio-stp-xway.c87 u8 phy1; /* 3 bits can be driven by phy1 */ member
193 chip->phy1 << XWAY_STP_PHY1_SHIFT, in xway_stp_hw_init()
217 | (chip->phy1 << 2) | chip->dsl; in xway_stp_hw_init()
278 if (!of_property_read_u32(pdev->dev.of_node, "lantiq,phy1", &phy)) in xway_stp_probe()
279 chip->phy1 = phy & XWAY_STP_PHY_MASK; in xway_stp_probe()
/linux/arch/arm/boot/dts/axis/
H A Dartpec6-devboard.dts51 phy-handle = <&phy1>;
58 phy1: phy@0 { label
/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls1028a-kontron-sl28-var4.dts22 phy1: ethernet-phy@4 { label
44 phy-handle = <&phy1>;
H A Dfsl-ls1028a-kontron-sl28-var2.dts21 phy1: ethernet-phy@4 { label
67 phy-handle = <&phy1>;
/linux/arch/arm/boot/dts/allwinner/
H A Dsun7i-a20-icnova-a20.dtsi16 phy-handle = <&phy1>;
32 phy1: ethernet-phy@1 { label
/linux/arch/riscv/boot/dts/microchip/
H A Dmpfs-polarberry.dts45 phy-handle = <&phy1>;
48 phy1: ethernet-phy@5 { label
/linux/Documentation/devicetree/bindings/net/
H A Dsocionext,synquacer-netsec.yaml62 phy-handle = <&phy1>;
67 phy1: ethernet-phy@1 {
/linux/arch/arm/boot/dts/intel/ixp/
H A Dintel-ixp42x-ixdp425.dts57 phy1: ethernet-phy@1 { label
69 phy-handle = <&phy1>;
H A Dintel-ixp43x-kixrp435.dts43 phy-handle = <&phy1>;
49 phy1: ethernet-phy@1 { label
/linux/arch/arm/boot/dts/hisilicon/
H A Dhisi-x5hd2-dkb.dts69 phy-handle = <&phy1>;
75 phy1: ethernet-phy@1 { label
/linux/arch/loongarch/boot/dts/
H A Dloongson-2k2000-ref.dts81 phy-handle = <&phy1>;
86 phy1: ethernet-phy@1 { label
/linux/Documentation/devicetree/bindings/soc/imx/
H A Dfsl,imx8mp-hsio-blk-ctrl.yaml37 - const: usb-phy1
88 power-domain-names = "bus", "usb", "usb-phy1",
/linux/arch/arm64/boot/dts/qcom/
H A Dqcs404-evb-4000.dts27 phy-handle = <&phy1>;
33 phy1: phy@4 { label

12345678910>>...14