Home
last modified time | relevance | path

Searched full:onfi (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/mtd/nand/raw/
H A Dnand_onfi.c12 * This file contains all ONFI helpers.
53 * Use the Change Read Column command to skip the ONFI param pages and in nand_flash_detect_ext_param_page()
71 * Do not strictly follow the ONFI spec, maybe changed in future. in nand_flash_detect_ext_param_page()
142 * Check if the NAND chip is ONFI compliant, returns 1 if it is, 0 otherwise.
150 struct onfi_params *onfi; in nand_onfi_detect() local
159 /* Try ONFI for unknown chip or LP */ in nand_onfi_detect()
161 if (ret || strncmp(id, "ONFI", 4)) in nand_onfi_detect()
164 /* ONFI chip: allocate a buffer to hold its parameter page */ in nand_onfi_detect()
202 pr_warn("Could not find a valid ONFI parameter page, trying bit-wise majority to recover it\n"); in nand_onfi_detect()
208 pr_err("ONFI parameter recovery failed, aborting\n"); in nand_onfi_detect()
[all …]
H A Dnand_timings.c16 * For non-ONFI chips we use the highest possible value for tPROG and tBERS.
17 * tR and tCCS will take the default values precised in the ONFI specification
20 * These four values are tweaked to be more accurate in the case of ONFI chips.
557 * onfi_find_closest_sdr_mode - Derive the closest ONFI SDR timing mode given a
604 * onfi_find_closest_nvddr_mode - Derive the closest ONFI NVDDR timing mode
647 * given ONFI mode
650 * @timing_mode: The ONFI timing mode
656 struct onfi_params *onfi = chip->parameters.onfi; in onfi_fill_sdr_interface_config() local
666 * These information are part of the ONFI parameter page. in onfi_fill_sdr_interface_config()
668 if (onfi) { in onfi_fill_sdr_interface_config()
[all …]
H A Dnand_micron.c77 * Configure chip properties from Micron vendor-specific ONFI table
83 if (p->onfi) { in micron_nand_onfi_init()
84 struct nand_onfi_vendor_micron *micron = (void *)p->onfi->vendor; in micron_nand_onfi_init()
421 if (!chip->parameters.onfi) in micron_supports_on_die_ecc()
588 * revision number field of the ONFI parameter page. Assume ONFI in micron_fixup_onfi_param_page()
H A Dinternals.h44 * @fixup_onfi_param_page: apply vendor specific fixups to the ONFI parameter
167 /* ONFI functions */
H A Dnand_legacy.c92 * a byte. The ONFi spec (Revision 3.1; 2012-09-19, Section 2.16) reads: in nand_write_byte16()
322 /* EZ-NAND can take upto 250ms as per ONFi v4.0 */ in nand_command()
462 /* EZ-NAND can take upto 250ms as per ONFi v4.0 */ in nand_command_lp()
H A Dnand_macronix.c110 if (!p->onfi) in macronix_nand_onfi_init()
115 mxic = (struct nand_onfi_vendor_macronix *)p->onfi->vendor; in macronix_nand_onfi_init()
H A Dnand_jedec.c12 * This file contains all ONFI helpers.
H A Dnand_base.c793 * Reset the Data interface and timings to ONFI mode 0.
806 * The ONFI specification says: in nand_reset_interface()
924 * @spec_timings: specific timings, when not fitting the ONFI specification
927 * timing modes from ONFI information.
952 } else if (chip->parameters.onfi) { in nand_choose_best_sdr_timings()
953 best_mode = fls(chip->parameters.onfi->sdr_timing_modes) - 1; in nand_choose_best_sdr_timings()
975 * @spec_timings: specific timings, when not fitting the ONFI specification
978 * timing modes from ONFI information.
1003 } else if (chip->parameters.onfi) { in nand_choose_best_nvddr_timings()
1004 best_mode = fls(chip->parameters.onfi->nvddr_timing_modes) - 1; in nand_choose_best_nvddr_timings()
[all …]
H A Dnand_toshiba.c239 /* Patch timings not part of onfi timing mode. */ in th58nvg2s3hbai4_choose_interface_config()
H A Dsunxi_nand.c1520 * TODO: according to ONFI specs this value only applies for DDR NAND, in sunxi_nfc_setup_interface()
1548 * ONFI specification 3.1, paragraph 4.15.2 dictates that EDO data in sunxi_nfc_setup_interface()
1995 /* Default tR value specified in the ONFI spec (chapter 4.15.1) */ in sunxi_nand_chip_init()
H A Dnand_hynix.c736 * According to ONFI specification, bit 0 of this field "shall be 1". in hynix_fixup_onfi_param_page()
H A Dqcom_nandc.c1466 /* Free the initially allocated BAM transaction for reading the ONFI params */ in qcom_nand_attach_chip()
1900 /* configure CMD1 and VLD for ONFI param probing in QPIC v1 */ in qcom_param_page_type_exec()
H A Darasan-nand-controller.c1046 /* ONFI timings are defined in picoseconds */ in anfc_setup_interface()
/linux/include/linux/mtd/
H A Donfi.h7 * Contains all ONFI related definitions
16 /* ONFI version bits */
27 /* ONFI features */
32 /* ONFI timing mode, used in both asynchronous and synchronous mode */
45 /* ONFI feature number/address */
54 /* ONFI subfeature parameters length */
57 /* ONFI optional commands SET/GET FEATURES supported? */
69 __le16 ext_param_page_length; /* since ONFI 2.1 */
70 u8 num_of_param_pages; /* since ONFI 2.1 */
130 /* Extended ECC information Block Definition (since ONFI 2.1) */
[all …]
H A Drawnand.h21 #include <linux/mtd/onfi.h>
160 * Autodetect nand buswidth with readid/onfi.
231 * @onfi: ONFI specific parameters
241 /* ONFI parameters */
242 struct onfi_params *onfi; member
392 * meaning are described in the ONFI specifications:
393 * https://media-www.micron.com/-/media/client/onfi/specs/onfi_3_1_spec.pdf
484 * meaning are described in the ONFI specifications:
485 * https://media-www.micron.com/-/media/client/onfi/specs/onfi_4_1_gold.pdf
692 * Please note that "in" and "out" are inverted from the ONFI specification
/linux/arch/sh/include/cpu-sh4/cpu/
H A Dsh7757.h116 /* PTB (mobule: INTC, ONFI, TMU) */
247 /* PTZ (mobule: eMMC, ONFI) */
/linux/Documentation/devicetree/bindings/mtd/
H A Darasan,nand-controller.yaml7 title: Arasan NAND Flash Controller with ONFI 3.1 support
H A Dgpmi-nand.yaml69 flash (e.g., according to the ONFI standard). However, note that
/linux/drivers/pinctrl/renesas/
H A Dpfc-sh7757.c348 /* PTB (mobule: INTC, ONFI, TMU) */
476 /* PTZ (mobule: eMMC, ONFI) */
1344 /* PTB (mobule: INTC, ONFI, TMU) */
1665 /* PTZ (mobule: eMMC, ONFI) */
/linux/arch/sh/boards/
H A Dboard-sh7757lcr.c341 /* ONFI (PTB, PTZ) */ in sh7757lcr_devices_setup()
/linux/drivers/mtd/nand/raw/atmel/
H A Dnand-controller.c1355 * In ONFI 4.0 specs, tRHZ has been increased to support EDO NANDs and in atmel_smc_nand_prepare_smcconf()
1421 * Version 4 of the ONFI spec mandates that tADL be at least 400 in atmel_smc_nand_prepare_smcconf()
1426 * Note that previous versions of the ONFI spec had a lower tADL_min in atmel_smc_nand_prepare_smcconf()
/linux/drivers/mtd/nand/raw/gpmi-nand/
H A Dgpmi-nand.c857 /* ONFI non-EDO modes [0-3] */ in gpmi_nfc_compute_timings()
862 /* ONFI EDO mode 4 */ in gpmi_nfc_compute_timings()
867 /* ONFI EDO mode 5 */ in gpmi_nfc_compute_timings()