Home
last modified time | relevance | path

Searched full:npu (Results 1 – 25 of 52) sorted by relevance

123

/linux/drivers/accel/ivpu/
H A Divpu_sysfs.c23 * This time can be used to measure the utilization of NPU, either by calculating
25 * that the NPU was active during some workload) or monitoring utilization percentage
53 * The npu_memory_utilization is used to report in bytes a current NPU memory utilization.
77 * The sched_mode is used to report current NPU scheduling mode.
98 * The npu_max_frequency shows maximum frequency in MHz of the NPU's data
116 * The npu_current_frequency_mhz shows current frequency in MHz of the NPU's
H A Divpu_pm.c29 MODULE_PARM_DESC(disable_recovery, "Disables recovery when NPU hang is detected");
76 ivpu_err(vdev, "Failed to shutdown NPU: %d\n", ret); in ivpu_suspend()
142 ivpu_err(vdev, "Failed to resume NPU: %d\n", ret); in ivpu_pm_reset_complete()
161 ivpu_err(vdev, "Recovering the NPU (reset #%d)\n", atomic_read(&vdev->pm->reset_counter)); in ivpu_pm_recovery_work()
303 ivpu_err(vdev, "NPU is not idle before autosuspend\n"); in ivpu_pm_runtime_suspend_cb()
311 ivpu_err(vdev, "Failed to suspend NPU: %d\n", ret); in ivpu_pm_runtime_suspend_cb()
353 ivpu_err(vdev, "Failed to resume NPU: %d\n", ret); in ivpu_rpm_get()
H A Divpu_drv.c52 MODULE_PARM_DESC(pll_min_ratio, "Minimum PLL ratio used to set NPU frequency");
56 MODULE_PARM_DESC(pll_max_ratio, "Maximum PLL ratio used to set NPU frequency");
68 MODULE_PARM_DESC(force_snoop, "Force snooping for NPU host memory access");
340 ivpu_err(vdev, "Invalid NPU ready message: 0x%x\n", in ivpu_wait_for_ready()
346 ivpu_dbg(vdev, PM, "NPU ready message received successfully\n"); in ivpu_wait_for_ready()
438 /* Save PCI state before powering down as it sometimes gets corrupted if NPU hangs */ in ivpu_shutdown()
532 /* NPU does not require 10m D3hot delay */ in ivpu_pci_init()
H A Dvpu_jsm_api.h139 * Enable turbo mode for testing NPU performance; not recommended for regular usage.
236 * microseconds. NPU can convert this value to its own fixed clock's timebase,
279 /* NPU private data. */
390 /* Incremented each time NPU wraps around the buffer to write next entry. */
420 * wait was started (in NPU SysTime).
424 /* Timestamp at which fence operation was completed (in NPU SysTime). */
444 * Preempt engine. The NPU stops (preempts) all the jobs currently
447 * NOTE: The NPU does not remove unstarted jobs (if any) from job queues of
950 * Minimum value supported by NPU is 1ms (10000 in 100ns units).
1045 * Minimum value supported by NPU is 1ms (10000 in 100ns units).
/linux/drivers/accel/amdxdna/
H A DKconfig14 Choose this option to enable support for NPU integrated into AMD
15 client CPUs like AMD Ryzen AI 300 Series. AMD NPU can be used to
H A Dnpu5_regs.c15 /* NPU Public Registers on MpNPUAxiXbar (refer to Diag npu_registers.h) */
65 .fw_path = "amdnpu/17f0_11/npu.sbin",
H A Dnpu6_regs.c15 /* NPU Public Registers on MpNPUAxiXbar (refer to Diag npu_registers.h) */
65 .fw_path = "amdnpu/17f0_10/npu.sbin",
H A Dnpu2_regs.c15 /* NPU Public Registers on MpNPUAxiXbar (refer to Diag npu_registers.h) */
65 .fw_path = "amdnpu/17f0_00/npu.sbin",
H A Dnpu4_regs.c15 /* NPU Public Registers on MpNPUAxiXbar (refer to Diag npu_registers.h) */
86 .fw_path = "amdnpu/17f0_10/npu.sbin",
H A Dnpu1_regs.c66 .fw_path = "amdnpu/1502_00/npu.sbin",
H A Daie2_psp.c138 * address to load NPU firmware. in aie2m_psp_create()
/linux/Documentation/accel/amdxdna/
H A Dindex.rst4 accel/amdxdna NPU driver
7 The accel/amdxdna driver supports the AMD NPU (Neural Processing Unit).
/linux/arch/arm64/boot/dts/airoha/
H A Den7581.dtsi18 npu-binary@84000000 {
23 npu-flag@84b0000 {
28 npu-pkt@85000000 {
33 npu-phyaddr@86b00000 {
38 npu-rxdesc@86d00000 {
/linux/Documentation/devicetree/bindings/interconnect/
H A Dqcom,rpmh.yaml36 - qcom,sc7180-npu-noc
90 - qcom,sm8250-npu-noc
H A Dqcom,sm6350-rpmh.yaml27 - qcom,sm6350-npu-noc
/linux/tools/perf/pmu-events/arch/arm64/freescale/imx8mp/sys/
H A Dmetrics.json259 "BriefDescription": "bytes of npu read from ddr",
260 "MetricName": "imx8mp_ddr_read.npu",
267 "BriefDescription": "bytes of npu write to ddr",
268 "MetricName": "imx8mp_ddr_write.npu",
/linux/drivers/pmdomain/sunxi/
H A Dsun20i-ppu.c187 "NPU",
198 "NPU",
/linux/drivers/pmdomain/thead/
H A DKconfig11 which can be managed independently. For example GPU, NPU,
/linux/drivers/misc/ocxl/
H A Dlink.c66 * time. The NPU won't raise another interrupt until the
650 * before we clear the NPU context cache below, so that the in ocxl_link_update_pe()
658 * cache of the NPU. in ocxl_link_update_pe()
712 * before we clear the NPU context cache below, so that the in ocxl_link_remove_pe()
720 * cache of the NPU. in ocxl_link_remove_pe()
/linux/arch/powerpc/platforms/powernv/
H A Docxl.c10 /* PASIDs are 20-bit, but on P9, NPU can only handle 15 bits */
43 * for a (BDF, pasid) combination. When it receives a command, the NPU
286 * on the device. The NPU needs to be configured to know how in pnv_ocxl_get_pasid_count()
329 * The TL capabilities are a characteristic of the NPU, so in pnv_ocxl_get_tl_cap()
H A Dopal-hmi.c150 printk("%s NPU checkstop on chip %x\n", level, in print_npu_checkstop_reason()
170 printk("%s NPU checkstop on chip %x: FIR%d bit %d is set\n", in print_npu_checkstop_reason()
/linux/arch/arm64/boot/dts/amlogic/
H A Dmeson-g12b-a311d-bananapi-m2s.dts35 &npu {
H A Dmeson-g12b-a311d-khadas-vim3.dts43 &npu {
H A Dmeson-g12b-a311d-libretech-cc.dts115 &npu {
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3588-orangepi-5.dtsi382 npu-supply = <&vdd_npu_s0>;
388 npu-supply = <&vdd_npu_s0>;
394 npu-supply = <&vdd_npu_s0>;

123