Home
last modified time | relevance | path

Searched +full:nand +full:- +full:related (Results 1 – 23 of 23) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/mtd/
H A Dbrcm,brcmnand.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Broadcom STB NAND Controller
10 - Brian Norris <computersforpeace@gmail.com>
11 - Kamal Dasu <kdasu.kdev@gmail.com>
12 - William Zhang <william.zhang@broadcom.com>
15 The Broadcom Set-Top Box NAND controller supports low-level access to raw NAND
16 flash chips. It has a memory-mapped register interface for both control
27 -- Additional SoC-specific NAND controller properties --
[all …]
H A Dmarvell-nand.txt1 Marvell NAND Flash Controller (NFC)
4 - compatible: can be one of the following:
5 * "marvell,armada-8k-nand-controller"
6 * "marvell,armada370-nand-controller"
7 * "marvell,pxa3xx-nand-controller"
8 * "marvell,armada-8k-nand" (deprecated)
9 * "marvell,armada370-nand" (deprecated)
10 * "marvell,pxa3xx-nand" (deprecated)
13 - reg: NAND flash controller memory area.
14 - #address-cells: shall be set to 1. Encode the NAND CS.
[all …]
H A Dmarvell,nand-controller.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mtd/marvell,nand
[all...]
H A Dmtk-nand.txt1 MTK SoCs NAND FLASH controller (NFC) DT binding
3 This file documents the device tree bindings for MTK SoCs NAND controllers.
5 the nand controller interface driver and the ECC engine driver.
10 1) NFC NAND Controller Interface (NFI):
13 The first part of NFC is NAND Controller Interface (NFI) HW.
15 - compatible: Should be one of
16 "mediatek,mt2701-nfc",
17 "mediatek,mt2712-nfc",
18 "mediatek,mt7622-nfc".
19 - reg: Base physical address and size of NFI.
[all …]
H A Dbrcm,brcmnand.txt1 * Broadcom STB NAND Controller
3 The Broadcom Set-Top Box NAND controller supports low-level access to raw NAND
4 flash chips. It has a memory-mapped register interface for both control
15 - compatible : May contain an SoC-specific compatibility string (see below)
16 to account for any SoC-specific hardware bits that may be
19 the core NAND controller, of the following form:
21 string, like "brcm,brcmnand-v7.0"
23 brcm,brcmnand-v2.1
24 brcm,brcmnand-v2.2
25 brcm,brcmnand-v4.0
[all …]
/freebsd/sys/contrib/device-tree/Bindings/leds/
H A Dcommon.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacek Anaszewski <jacek.anaszewski@gmail.com>
11 - Pavel Machek <pavel@ucw.cz>
25 led-sources:
30 $ref: /schemas/types.yaml#/definitions/uint32-array
35 from the header include/dt-bindings/leds/common.h. If there is no
42 the header include/dt-bindings/leds/common.h. If there is no matching
48 function-enumerator:
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/broadwellde/
H A Dpipeline.json8 …: "This event counts the number of the divide operations executed. Uses edge-detect and a cmask va…
23 "BriefDescription": "Speculative and retired macro-conditional branches",
28 …": "This event counts both taken and not taken speculative and retired macro-conditional branch in…
33 …"BriefDescription": "Speculative and retired macro-unconditional branches excluding calls and indi…
38 …": "This event counts both taken and not taken speculative and retired macro-unconditional branch …
73 "BriefDescription": "Not taken macro-conditional branches",
78 "PublicDescription": "This event counts not taken macro-conditional branch instructions.",
83 "BriefDescription": "Taken speculative and retired macro-conditional branches",
88 …"PublicDescription": "This event counts taken speculative and retired macro-conditional branch ins…
93 …"BriefDescription": "Taken speculative and retired macro-conditional branch instructions excluding…
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/broadwellx/
H A Dpipeline.json8 …: "This event counts the number of the divide operations executed. Uses edge-detect and a cmask va…
23 "BriefDescription": "Speculative and retired macro-conditional branches",
28 …": "This event counts both taken and not taken speculative and retired macro-conditional branch in…
33 …"BriefDescription": "Speculative and retired macro-unconditional branches excluding calls and indi…
38 …": "This event counts both taken and not taken speculative and retired macro-unconditional branch …
73 "BriefDescription": "Not taken macro-conditional branches",
78 "PublicDescription": "This event counts not taken macro-conditional branch instructions.",
83 "BriefDescription": "Taken speculative and retired macro-conditional branches",
88 …"PublicDescription": "This event counts taken speculative and retired macro-conditional branch ins…
93 …"BriefDescription": "Taken speculative and retired macro-conditional branch instructions excluding…
[all …]
/freebsd/lib/libpmc/pmu-events/arch/x86/broadwell/
H A Dpipeline.json8 …: "This event counts the number of the divide operations executed. Uses edge-detect and a cmask va…
23 "BriefDescription": "Speculative and retired macro-conditional branches",
28 …": "This event counts both taken and not taken speculative and retired macro-conditional branch in…
33 …"BriefDescription": "Speculative and retired macro-unconditional branches excluding calls and indi…
38 …": "This event counts both taken and not taken speculative and retired macro-unconditional branch …
73 "BriefDescription": "Not taken macro-conditional branches",
78 "PublicDescription": "This event counts not taken macro-conditional branch instructions.",
83 "BriefDescription": "Taken speculative and retired macro-conditional branches",
88 …"PublicDescription": "This event counts taken speculative and retired macro-conditional branch ins…
93 …"BriefDescription": "Taken speculative and retired macro-conditional branch instructions excluding…
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrVector.td1 //==- SystemZInstrVector.td - SystemZ Vector instructions ------*- tblgen-*-==//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
43 // fit in the lower 32 bits. Sub-i64 extracts therefore need to take a
53 //===----------------------------------------------------------------------===//
55 //===----------------------------------------------------------------------===//
83 // However, VLVG* takes a variable BD-format index whereas VLEI takes
100 //===----------------------------------------------------------------------===//
[all …]
/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300_eeprom.c91 AH9300(ah)->calibration_data_source = source; in ar9300_calibration_data_set()
100 return AH9300(ah)->calibration_data_source; in ar9300_calibration_data_get()
114 AH9300(ah)->calibration_data_source_address = size; in ar9300_calibration_data_address_set()
123 return AH9300(ah)->calibration_data_source_address; in ar9300_calibration_data_address_get()
150 mptr = &ahp->ah_eeprom; in ar9300_eeprom_template_install()
163 return -1; in ar9300_eeprom_template_install()
174 nptr = -1; in ar9300_eeprom_restore_something()
180 AH9300(ah)->calibration_data_source = calibration_data_none; in ar9300_eeprom_restore_something()
181 AH9300(ah)->calibration_data_source_address = 0; in ar9300_eeprom_restore_something()
194 AH9300(ah)->calibration_data_source = calibration_data_none; in ar9300_eeprom_restore_something()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DMachineIRBuilder.h1 //===-- llvm/CodeGen/GlobalISel/MachineIRBuilder.h - MIBuilder --*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
162 MIB.addUse(SrcMIB->getOperand(0).getReg()); in addSrcToMIB()
178 return MRI.getType(SrcMIB->getOperand(0).getReg()); in getLLTTy()
191 return SrcMIB->getOperand(0).getReg(); in getReg()
223 /// This information can be modified via the related setters.
242 State.Observer->createdInstr(*InsertedInstr); in recordInsertion()
315 const_cast<const MachineIRBuilder *>(this)->getMBB()); in getMBB()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineAndOrXor.cpp1 //===- InstCombineAndOrXor.cpp --------------------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
34 if (Constant *TorF = getPredForICmpCode(Code, Sign, LHS->getType(), NewPred)) in getNewICmpValue()
44 if (Constant *TorF = getPredForFCmpCode(Code, LHS->getType(), NewPred)) in getFCmpValue()
58 Type *Ty = V->getType(); in insertRangeTest()
60 // V >= Min && V < Hi --> V < Hi in insertRangeTest()
61 // V < Min || V >= Hi --> V >= Hi in insertRangeTest()
68 // V >= Lo && V < Hi --> V - Lo u< Hi - Lo in insertRangeTest()
[all …]
/freebsd/contrib/llvm-project/clang/include/clang/Basic/
H A DDiagnosticSemaKinds.td1 //==--- DiagnosticSemaKinds.td - libsema diagnostics ----------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
33 "been assigned">, InGroup<DiagGroup<"duplicate-enum">>, DefaultIgnore;
85 "%select{case value|enumerator value|non-type template argument|"
89 "%select{case value|enumerator value|non-type template argument|"
108 "represented in a %1-bit %select{signed|unsigned}2 integer type">;
114 InGroup<DiagGroup<"predefined-identifier-outside-function">>;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DIRTranslator.cpp1 //===- llvm/CodeGen/GlobalISel/IRTranslator.cpp - IRTranslator ---*- C++ -*-==//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
10 //===----------------------------------------------------------------------===//
101 EnableCSEInIRTranslator("enable-cse-in-irtranslator",
106 INITIALIZE_PASS_BEGIN(IRTranslator, DEBUG_TYPE, "IRTranslator LLVM IR -> MI",
113 INITIALIZE_PASS_END(IRTranslator, DEBUG_TYPE, "IRTranslator LLVM IR -> MI", in INITIALIZE_PASS_DEPENDENCY()
165 assert((CurrInst->getDebugLoc() == MI.getDebugLoc() || in createdInstr()
166 (MI.getParent()->isEntryBlock() && !MI.getDebugLoc()) || in createdInstr()
194 return *VRegsIt->second; in allocateVRegs()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Bitcode/Writer/
H A DBitcodeWriter.cpp1 //===- Bitcode/Writer/BitcodeWriter.cpp - Bitcode Writer ------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
31 #include "llvm/Config/llvm-config.h"
88 IndexThreshold("bitcode-mdindex-threshold", cl::Hidden, cl::init(25),
90 "to enable lazy-loading"));
92 "bitcode-flush-threshold", cl::Hidden, cl::init(512),
96 "write-relbf-to-summary", cl::Hidden, cl::init(false),
172 /// Optional per-module index to write for ThinLTO.
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Frontend/OpenMP/
H A DOMPIRBuilder.cpp1 //===- OpenMPIRBuilder.cpp - Builder for LLVM-IR for OpenMP directives ----===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
13 //===----------------------------------------------------------------------===//
62 #define DEBUG_TYPE "openmp-ir-builder"
68 OptimisticAttributes("openmp-ir-builder-optimistic-attributes", cl::Hidden,
70 "'as-if' properties of runtime calls."),
74 "openmp-ir-builder-unroll-threshold-factor", cl::Hidden,
81 /// at position IP1 may change the meaning of IP2 or vice-versa. This is because
154 Kernel->getFnAttribute("target-features").getValueAsString(); in getGridValue()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp1 //===-- PPCISelLowering.cpp - PPC DAG Lowering Implementation -------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
106 #define DEBUG_TYPE "ppc-lowering"
108 static cl::opt<bool> DisablePPCPreinc("disable-ppc-preinc",
111 static cl::opt<bool> DisableILPPref("disable-ppc-ilp-pref",
114 static cl::opt<bool> DisablePPCUnaligned("disable-ppc-unaligned",
117 static cl::opt<bool> DisableSCO("disable-ppc-sco",
120 static cl::opt<bool> DisableInnermostLoopAlign32("disable-ppc-innermost-loop-align32",
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp1 //===-- RISCVISelLowering.cpp - RISC-V DAG Lowering Implementation ------
[all...]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGBuilder.cpp1 //===- SelectionDAGBuilder.cpp - Selection-DAG building -------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
119 /// LimitFloatPrecision - Generate low-precision inline sequences for
124 InsertAssertAlign("insert-assert-align", cl::init(true),
129 LimitFPPrecision("limit-float-precision",
130 cl::desc("Generate low-precision inline sequences "
136 "switch-peel-threshold", cl::Hidden, cl::init(66),
142 // DAG-based analysis from blowing up. For example, alias analysis and
[all …]
/freebsd/
H A DObsoleteFiles.inc9 # delete-old-libs target, whereas OLD_FILES and OLD_DIRS are removed by the
10 # delete-old target. This separation allows users to avoid deleting old
18 # For files listed in OLD_FILES, OLD_LIBS, and MOVED_LIBS, the check-old*
19 # and delete-old* targets will also delete associated debug symbols from
34 # ( grep '+=' /usr/src/ObsoleteFiles.inc | sort -u ; \
35 # grep '+=' /usr/src/tools/build/mk/OptionalObsoleteFiles.inc | sort -u) | \
36 # sort | uniq -d
40 # for t in `make -V TARGETS universe`; do
41 # __MAKE_CONF=/dev/null make -f Makefile.inc1 TARGET=$t \
42 # -V OLD_FILES -V OLD_LIBS -V MOVED_LIBS -V OLD_DIRS check-old | \
[all …]
/freebsd/share/dict/
H A Dweb2a12 A-b-c book
13 A-b-c method
14 abdomino-uterotomy
15 Abdul-baha
16 a-be
20 able-bodied
21 able-bodiedness
22 able-minded
23 able-mindedness
27 Abor-miri
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp1 //===-- X86ISelLowering.cpp - X86 DAG Lowering Implementation -------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
71 #define DEBUG_TYPE "x86-isel"
74 "x86-experimental-pref-innermost-loop-alignment", cl::init(4),
78 "alignment set by x86-experimental-pref-loop-alignment."),
82 "x86-br-merging-base-cost", cl::init(2),
88 "will be merged, and above which conditionals will be split. Set to -1 "
93 "x86-br-merging-ccmp-bias", cl::init(6),
[all …]