Home
last modified time | relevance | path

Searched full:mpidr_el1 (Results 1 – 16 of 16) sorted by relevance

/linux/arch/arm64/kernel/
H A Dsleep.S10 * Implementation of MPIDR_EL1 hash algorithm through shifting
18 * @mpidr: register containing MPIDR_EL1 value
79 mrs x7, mpidr_el1
120 mrs x1, mpidr_el1
H A Dsetup.c138 * An index can be created from the MPIDR_EL1 by isolating the in smp_build_mpidr_hash()
142 * the MPIDR_EL1 through shifting and ORing. It is a collision free in smp_build_mpidr_hash()
145 * representation might contain holes, eg MPIDR_EL1[7:0] = {0x2, 0x80}. in smp_build_mpidr_hash()
H A Dcpufeature.c3993 * MIDR_EL1, MPIDR_EL1 or REVIDR_EL1.
/linux/arch/arm64/kvm/hyp/vhe/
H A Dsysreg-sr.c94 write_sysreg(__vcpu_sys_reg(vcpu, MPIDR_EL1), vmpidr_el2); in __sysreg_restore_vel2_state()
238 mpidr = ctxt_sys_reg(guest_ctxt, MPIDR_EL1); in __vcpu_load_switch_sysregs()
/linux/arch/arm64/include/asm/
H A Dcputype.h314 return read_cpuid(MPIDR_EL1); in read_cpuid_mpidr()
H A Del2_setup.h252 mrs x1, mpidr_el1
H A Dkvm_host.h439 MPIDR_EL1, /* MultiProcessor Affinity Register */ enumerator
1369 ctxt_sys_reg(cpu_ctxt, MPIDR_EL1) = read_cpuid_mpidr(); in kvm_init_host_cpu_context()
/linux/tools/arch/arm64/include/asm/
H A Dcputype.h324 return read_cpuid(MPIDR_EL1); in read_cpuid_mpidr()
H A Dsysreg.h983 /* Safe value for MPIDR_EL1: Bit31:RES1, Bit30:U:0, Bit24:MT:0 */
/linux/drivers/perf/hisilicon/
H A Dhisi_uncore_sllc_pmu.c339 * while SCCL_ID is from MPIDR_EL1 by CPU. in hisi_sllc_pmu_init_data()
H A Dhisi_uncore_pmu.c442 * determined from the MPIDR_EL1, but the encoding varies by CPU:
/linux/tools/testing/selftests/kvm/arm64/
H A Dvgic_init.c832 /* Assume MPIDR_EL1.Aff*=0 */ in test_sysreg_array()
H A Dget-reg-list.c438 ARM64_SYS_REG(3, 0, 0, 0, 5), /* MPIDR_EL1 */
/linux/arch/arm64/tools/
H A Dsysreg3893 Field 26 MPIDR_EL1
/linux/arch/arm64/kvm/
H A Dsys_regs.c895 vcpu_write_sys_reg(vcpu, mpidr, MPIDR_EL1); in reset_mpidr()
3121 { SYS_DESC(SYS_MPIDR_EL1), NULL, reset_mpidr, MPIDR_EL1 },
H A Demulate-nested.c1372 SR_FGT(SYS_MPIDR_EL1, HFGRTR, MPIDR_EL1, 1),