Searched full:lpsr (Results 1 – 5 of 5) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
H A D | fsl,imx7d-pinctrl.txt | 4 as previous iMX SoC generation and fsl,imx7d-iomuxc-lpsr which provides low 5 power state retention capabilities on gpios that are part of iomuxc-lpsr 6 (GPIO1_IO7..GPIO1_IO0). While iomuxc-lpsr provides its own set of registers for 9 fsl,imx-pinctrl driver to support iomuxc-lpsr controller. 11 iomuxc_lpsr: iomuxc-lpsr@302c0000 { 12 compatible = "fsl,imx7d-iomuxc-lpsr"; 22 Peripherals using pads from iomuxc-lpsr support low state retention power 23 state, under LPSR mode GPIO's state of pads are retain. 30 "fsl,imx7d-iomuxc-lpsr" for Low Power State Retention IOMUXC controller. 37 - fsl,input-sel: required property for iomuxc-lpsr controller, this property is [all …]
|
H A D | fsl,imx7d-pinctrl.yaml | 21 - fsl,imx7d-iomuxc-lpsr 82 - fsl,imx7d-iomuxc-lpsr 104 compatible = "fsl,imx7d-iomuxc-lpsr";
|
/freebsd/sys/contrib/device-tree/Bindings/regulator/ |
H A D | rohm,bd71815-regulator.yaml | 83 rohm,dvs-lpsr-voltage: 85 PMIC "LPSR" state voltage in uV when PMIC HW states are used. See 87 regulator should be disabled at LPSR state. 94 # (LPSR/SUSPEND). The voltage is automatically changed when HW 106 # for each of the HW states (RUN/SNVS/SUSPEND/LPSR). HW defaults can
|
H A D | rohm,bd71828-regulator.yaml | 75 rohm,dvs-lpsr-voltage: 77 PMIC default "LPSR" state voltage in uV. See below table for 84 # buck | run | idle | suspend | lpsr 91 # (*) LPSR and SUSPEND states use same voltage but both states have own
|
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/ |
H A D | imx7s.dtsi | 464 compatible = "fsl,imx7d-iomuxc-lpsr";
|