Home
last modified time | relevance | path

Searched full:lpc32xx (Results 1 – 25 of 58) sorted by relevance

123

/linux/drivers/pwm/
H A Dpwm-lpc32xx.c33 struct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip); in lpc32xx_pwm_config() local
37 c = clk_get_rate(lpc32xx->clk); in lpc32xx_pwm_config()
55 val = readl(lpc32xx->base); in lpc32xx_pwm_config()
58 writel(val, lpc32xx->base); in lpc32xx_pwm_config()
65 struct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip); in lpc32xx_pwm_enable() local
69 ret = clk_prepare_enable(lpc32xx->clk); in lpc32xx_pwm_enable()
73 val = readl(lpc32xx->base); in lpc32xx_pwm_enable()
75 writel(val, lpc32xx->base); in lpc32xx_pwm_enable()
82 struct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip); in lpc32xx_pwm_disable() local
85 val = readl(lpc32xx->base); in lpc32xx_pwm_disable()
[all …]
/linux/arch/arm/mach-lpc32xx/
H A Dcommon.c3 * arch/arm/mach-lpc32xx/common.c
11 #include <linux/soc/nxp/lpc32xx-misc.h>
16 #include "lpc32xx.h"
115 printk(KERN_INFO "LPC32XX unique ID: %08x%08x%08x%08x\n", in lpc32xx_check_uid()
H A Dpm.c3 * arch/arm/mach-lpc32xx/pm.c
12 * LPC32XX CPU and system power management
14 * The LPC32XX has three CPU modes for controlling system power: run,
71 #include "lpc32xx.h"
H A DKconfig4 bool "NXP LPC32XX"
13 Support for the NXP LPC32XX family of processors
H A Dcommon.h3 * arch/arm/mach-lpc32xx/common.h
22 * Returns the LPC32xx unique 128-bit chip ID
H A Dserial.c3 * arch/arm/mach-lpc32xx/serial.c
18 #include <linux/soc/nxp/lpc32xx-misc.h>
20 #include "lpc32xx.h"
H A Dphy3250.c3 * Platform support for LPC32xx SoC
87 DT_MACHINE_START(LPC32XX_DT, "LPC32XX SoC (Flattened Device Tree)")
H A Dsuspend.S3 * arch/arm/mach-lpc32xx/suspend.S
12 #include "lpc32xx.h"
/linux/Documentation/devicetree/bindings/sound/
H A Dnxp,lpc3220-i2s.yaml7 title: NXP LPC32XX I2S Controller
10 The I2S controller in LPC32XX SoCs, ASoC DAI.
60 #include <dt-bindings/clock/lpc32xx-clock.h>
/linux/drivers/iio/adc/
H A Dlpc32xx_adc.c3 * lpc32xx_adc.c - Support for ADC in LPC32XX
23 * LPC32XX registers definitions
46 #define LPC32XXAD_NAME "lpc32xx-adc"
213 dev_info(&pdev->dev, "LPC32XX ADC driver loaded, IRQ %d\n", irq); in lpc32xx_adc_probe()
235 MODULE_DESCRIPTION("LPC32XX ADC driver");
/linux/Documentation/devicetree/bindings/input/touchscreen/
H A Dnxp,lpc3220-tsc.yaml7 title: NXP LPC32xx SoC Touchscreen Controller (TSC)
35 #include <dt-bindings/clock/lpc32xx-clock.h>
/linux/Documentation/devicetree/bindings/net/
H A Dnxp,lpc-eth.yaml7 title: NXP LPC32xx SoC Ethernet Controller
27 description: Use LPC32xx internal SRAM (IRAM) for DMA buffering
/linux/Documentation/devicetree/bindings/rtc/
H A Dnxp,lpc3220-rtc.yaml7 title: NXP LPC32xx SoC Real-time Clock
40 #include <dt-bindings/clock/lpc32xx-clock.h>
/linux/Documentation/devicetree/bindings/timer/
H A Dnxp,lpc3220-timer.yaml14 LPC32xx, LPC178x, LPC18xx and LPC43xx parts.
46 #include <dt-bindings/clock/lpc32xx-clock.h>
/linux/include/dt-bindings/clock/
H A Dlpc32xx-clock.h15 /* LPC32XX System Control Block clocks */
53 /* LPC32XX USB clocks */
/linux/Documentation/devicetree/bindings/mtd/
H A Dlpc32xx-mlc.txt1 NXP LPC32xx SoC NAND MLC controller
9 The following required properties are very controller specific. See the LPC32xx
H A Dlpc32xx-slc.txt1 NXP LPC32xx SoC NAND SLC controller
9 The following required properties are very controller specific. See the LPC32xx
/linux/drivers/input/touchscreen/
H A Dlpc32xx_ts.c3 * LPC32xx built-in touchscreen driver
57 #define MOD_NAME "ts-lpc32xx"
234 input->phys = "lpc32xx/input0"; in lpc32xx_ts_probe()
343 MODULE_DESCRIPTION("LPC32XX TSC Driver");
/linux/drivers/rtc/
H A Drtc-lpc32xx.c349 .name = "rtc-lpc32xx",
358 MODULE_DESCRIPTION("RTC driver for the LPC32xx SoC");
360 MODULE_ALIAS("platform:rtc-lpc32xx");
/linux/drivers/input/keyboard/
H A Dlpc32xx-keys.c3 * NXP LPC32xx SoC Key Scan Interface
195 input->phys = "lpc32xx/input0"; in lpc32xx_kscan_probe()
320 MODULE_DESCRIPTION("Key scanner driver for LPC32XX devices");
/linux/include/linux/mtd/
H A Dlpc32xx_mlc.h3 * Platform data for LPC32xx SoC MLC NAND controller
H A Dlpc32xx_slc.h3 * Platform data for LPC32xx SoC SLC NAND controller
/linux/drivers/clk/nxp/
H A DMakefile5 obj-$(CONFIG_ARCH_LPC32XX) += clk-lpc32xx.o
/linux/drivers/net/ethernet/nxp/
H A DKconfig9 some NXP LPC devices. You can safely enable this option for LPC32xx
/linux/Documentation/devicetree/bindings/clock/
H A Dnxp,lpc3220-usb-clk.yaml7 title: NXP LPC32xx USB Clock Controller

123