Home
last modified time | relevance | path

Searched full:lcdif (Results 1 – 25 of 89) sorted by relevance

1234

/linux/Documentation/devicetree/bindings/display/
H A Dfsl,lcdif.yaml4 $id: http://devicetree.org/schemas/display/fsl,lcdif.yaml#
7 title: Freescale/NXP i.MX LCD Interface (LCDIF)
14 (e)LCDIF display controller found in the Freescale/NXP i.MX SoCs.
20 - fsl,imx23-lcdif
21 - fsl,imx28-lcdif
22 - fsl,imx6sx-lcdif
23 - fsl,imx8mp-lcdif
24 - fsl,imx93-lcdif
27 - fsl,imx6sl-lcdif
28 - fsl,imx6sll-lcdif
[all …]
/linux/Documentation/devicetree/bindings/soc/imx/
H A Dfsl,imx8mm-disp-blk-ctrl.yaml37 - const: lcdif
50 - const: lcdif-axi
51 - const: lcdif-apb
52 - const: lcdif-pix
78 power-domain-names = "bus", "csi-bridge", "lcdif",
91 "lcdif-axi", "lcdif-apb", "lcdif-pix", "dsi-pclk",
H A Dfsl,imx8mn-disp-blk-ctrl.yaml37 - const: lcdif
51 - const: lcdif-axi
52 - const: lcdif-apb
53 - const: lcdif-pix
80 power-domain-names = "bus", "isi", "lcdif", "mipi-dsi",
94 "lcdif-axi", "lcdif-apb", "lcdif-pix", "dsi-pclk",
H A Dfsl,imx8mp-media-blk-ctrl.yaml57 - description: The pixel clock for the first LCDIF (pix_clk)
58 - description: The pixel clock for the second LCDIF (pix_clk)
78 - const: lcdif-rd
79 - const: lcdif-wr
H A Dfsl,imx8mp-hdmi-blk-ctrl.yaml37 - const: lcdif
64 - const: lcdif-hdmi
95 power-domain-names = "bus", "irqsteer", "lcdif", "pai", "pvi", "trng",
/linux/drivers/pmdomain/imx/
H A Dimx8m-blk-ctrl.c560 .name = "dispblk-lcdif",
561 .clk_names = (const char *[]){ "lcdif-axi", "lcdif-apb", "lcdif-pix", },
563 .gpc_name = "lcdif",
639 .name = "dispblk-lcdif",
640 .clk_names = (const char *[]){ "lcdif-axi", "lcdif-apb", "lcdif-pix", },
642 .gpc_name = "lcdif",
695 * Set panic read hurry level for both LCDIF interfaces to in imx8mp_media_power_notifier()
737 .name = "mediablk-lcdif-1",
743 .path_names = (const char *[]){"lcdif-rd", "lcdif-wr"},
766 .name = "mediablk-lcdif-2",
[all …]
/linux/arch/arm/boot/dts/nxp/mxs/
H A Dimx28-cfa10055.dts48 &lcdif {
100 lcdif_18bit_pins_cfa10055: lcdif-18bit@0 {
127 lcdif_pins_cfa10055: lcdif-evk@0 {
140 lcdif_pins_cfa10055_pullup: lcdif-10055-pullup@0 {
H A Dimx28-cfa10056.dts54 lcdif_pins_cfa10056: lcdif-10056@0 {
67 lcdif_pins_cfa10056_pullup: lcdif-10056-pullup@0 {
78 &lcdif {
H A Dimx28-cfa10057.dts35 &lcdif {
98 lcdif_18bit_pins_cfa10057: lcdif-18bit@0 {
125 lcdif_pins_cfa10057: lcdif-evk@0 {
H A Dimx28-cfa10049.dts197 &lcdif {
335 lcdif_18bit_pins_cfa10049: lcdif-18bit@0 {
362 lcdif_pins_cfa10049: lcdif-evk@0 {
375 lcdif_pins_cfa10049_pullup: lcdif-10049-pullup@0 {
H A Dimx28-cfa10058.dts35 &lcdif {
92 lcdif_pins_cfa10058: lcdif-10058@0 {
H A Dimx28-btt3.dtsi113 &lcdif {
214 lcdif_sync_pins_bttc: lcdif-bttc@0 {
227 lcdif_reset_pins_bttc: lcdif-bttc@1 {
H A Dimx28-tx28.dts22 lcdif = &lcdif;
313 &lcdif {
494 tx28_lcdif_23bit_pins: tx28-lcdif-23bit@0 {
527 tx28_lcdif_ctrl_pins: tx28-lcdif-ctrl@0 {
H A Dimx28-apf28dev.dts79 &lcdif {
145 lcdif_pins_apf28dev: lcdif-apf28dev@0 {
H A Dimx28-apx4devkit.dts72 &lcdif {
151 lcdif_pins_apx4: lcdif-apx4@0 {
H A Dimx28.dtsi768 lcdif_24bit_pins_a: lcdif-24bit@0 {
801 lcdif_18bit_pins_a: lcdif-18bit@0 {
828 lcdif_16bit_pins_a: lcdif-16bit@0 {
853 lcdif_sync_pins_a: lcdif-sync@0 {
1041 lcdif: lcdif@80030000 { label
1042 compatible = "fsl,imx28-lcdif";
H A Dimx28-m28cu3.dts114 &lcdif {
183 lcdif_pins_m28: lcdif-m28@0 {
H A Dimx28-m28evk.dts95 &lcdif {
178 lcdif_pins_m28: lcdif-m28@0 {
/linux/Documentation/devicetree/bindings/display/bridge/
H A Dnwl-dsi.yaml46 - description: LCDIF clock
54 - const: lcdif
99 description: sub-node describing the input from LCDIF
173 clock-names = "core", "rx_esc", "tx_esc", "phy_ref", "lcdif";
/linux/drivers/gpu/drm/mxsfb/
H A DMakefile4 imx-lcdif-y := lcdif_drv.o lcdif_kms.o
5 obj-$(CONFIG_DRM_IMX_LCDIF) += imx-lcdif.o
H A Dmxsfb_kms.c188 * of the LCDIF FIFO. While the LCDIF IP does have underflow/overflow in mxsfb_enable_controller()
192 * All known revisions of the LCDIF IP have CTRL1 RECOVER_ON_UNDERFLOW in mxsfb_enable_controller()
195 * Set this bit to enable the LCDIF block to recover in the next in mxsfb_enable_controller()
362 /* If there is a bridge attached to the LCDIF, use its bus format */ in mxsfb_crtc_atomic_enable()
/linux/drivers/clk/mxs/
H A Dclk-imx28.c36 #define LCDIF (CLKCTRL + 0x0120) macro
140 ssp1, ssp2, ssp3, gpmi, spdif, emi, saif0, saif1, lcdif, etm, enumerator
201 clks[lcdif_div] = mxs_clk_div("lcdif_div", "lcdif_sel", LCDIF, 0, 13, 29); in mx28_clocks_init()
222 clks[lcdif] = mxs_clk_gate("lcdif", "lcdif_div", LCDIF, 31); in mx28_clocks_init()
H A Dclk-imx23.c86 lcdif, etm, usb, usb_phy, enumerator
150 clks[lcdif] = mxs_clk_gate("lcdif", "lcdif_div", PIX, 31); in mx23_clocks_init()
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6ul-tx6ul-mainboard.dts15 lcdif-24bit-pins-a = &pinctrl_disp0_3;
96 &lcdif {
155 status = "disabled"; /* conflicts with LCDIF */
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dsunplus,sp7021-pinctrl.yaml143 UA0, FPGA_IFX, HDMI_TX, LCDIF, USB0_OTG, USB1_OTG ]
152 HDMI_TX2, HDMI_TX3, LCDIF, USB0_OTG, USB1_OTG ]
253 - LCDIF
258 - LCDIF

1234