Home
last modified time | relevance | path

Searched +full:kirin +full:- +full:based (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dkirin-pcie.txt1 HiSilicon Kirin SoCs PCIe host DT description
3 Kirin PCIe host controller is based on the Synopsys DesignWare PCI core.
6 Documentation/devicetree/bindings/pci/designware-pcie.txt.
11 - compatible:
12 "hisilicon,kirin960-pcie" for PCIe of Kirin960 SoC
13 - reg: Should contain rc_dbi, apb, phy, config registers location and length.
14 - reg-names: Must include the following entries:
16 "apb": apb Ctrl register defined by Kirin;
17 "phy": apb PHY register defined by Kirin;
19 - reset-gpios: The GPIO to generate PCIe PERST# assert and deassert signal.
[all …]
H A Dhisilicon,kirin-pcie.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/pci/hisilicon,kirin-pcie.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: HiSilicon Kirin SoCs PCIe host DT description
10 - Xiaowei Song <songxiaowei@hisilicon.com>
11 - Binghui Wang <wangbinghui@hisilicon.com>
14 Kirin PCIe host controller is based on the Synopsys DesignWare PCI core.
17 Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml.
20 - $ref: /schemas/pci/snps,dw-pcie.yaml#
[all …]
/freebsd/sys/contrib/device-tree/Bindings/spmi/
H A Dhisilicon,hisi-spmi-controller.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spmi/hisilicon,hisi-spmi-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
13 The HiSilicon SPMI BUS controller is found on some Kirin-based designs.
17 Documentation/devicetree/bindings/mfd/hisilicon,hi6421-spmi-pmic.yaml.
20 - $ref: spmi.yaml#
25 pattern: "spmi@[0-9a-f]"
28 const: hisilicon,kirin970-spmi-controller
[all …]
/freebsd/sys/x86/x86/
H A Didentcpu.c1 /*-
71 #include <xen/xen-os.h>
151 if ((req->flags & SCTL_MASK32) != 0 && adaptive_machine_arch) in sysctl_hw_machine()
310 "DX2 Write-Back Enhanced"); in printcpuinfo()
322 strcat(cpu_model, " A-step"); in printcpuinfo()
340 strcat(cpu_model, "/P55C (quarter-micron)"); in printcpuinfo()
348 * XXX - If/when Intel fixes the bug, this in printcpuinfo()
359 strcat(cpu_model, "Pentium Pro A-step"); in printcpuinfo()
423 strcat(cpu_model, "Enhanced Am486DX2 Write-Through"); in printcpuinfo()
426 strcat(cpu_model, "Enhanced Am486DX2 Write-Back"); in printcpuinfo()
[all …]