Home
last modified time | relevance | path

Searched full:hexagon (Results 1 – 25 of 106) sorted by relevance

12345

/linux/Documentation/devicetree/bindings/remoteproc/
H A Dqcom,q6v5.txt1 Qualcomm Hexagon Peripheral Image Loader
4 on the Qualcomm Hexagon core.
74 booting of the Hexagon core
79 Definition: reference to the smem state for requesting the Hexagon to
99 The Hexagon node may also have an subnode named either "smd-edge" or
101 related to the Hexagon. See ../soc/qcom/qcom,smd.yaml and
/linux/arch/hexagon/kernel/
H A Dvmlinux.lds.S3 * Linker script for Hexagon kernel
14 OUTPUT_ARCH(hexagon)
67 .hexagon.attributes 0 : { *(.hexagon.attributes) }
H A Dasm-offsets.c32 COMMENT("Hexagon pt_regs definitions"); in main()
64 COMMENT("Hexagon thread_info definitions"); in main()
71 COMMENT("Hexagon hexagon_switch_stack definitions"); in main()
84 COMMENT("Hexagon task_struct definitions"); in main()
88 COMMENT("Hexagon thread_struct definitions"); in main()
H A Dirq_cpu.c3 * First-level interrupt controller model for Hexagon.
46 .name = "HEXAGON",
54 * The hexagon core comes with a first-level interrupt controller
H A Dsetup.c3 * Arch related setup for Hexagon
124 seq_printf(m, "model name\t: Hexagon Virtual Machine\n"); in show_cpuinfo()
H A DMakefile.syscalls3 syscall_abis_32 += hexagon time32 stat64 rlimit renameat
H A Dptrace.c3 * Ptrace support for Hexagon
150 .name = "hexagon",
/linux/arch/hexagon/mm/
H A Dvm_tlb.c3 * Hexagon Virtual Machine TLB functions
9 * The Hexagon Virtual Machine conceals the real workings of
24 * but Hexagon thread-based virtual processors share the same MMU.
45 * A single Hexagon core has 6 thread contexts but
H A Dvm_fault.c3 * Memory fault handling for Hexagon
9 * Page fault handling for the Hexagon Virtual Machine.
H A DMakefile3 # Makefile for Hexagon memory management subsystem
/linux/arch/hexagon/include/asm/
H A Dcacheflush.h3 * Cache flush operations for the Hexagon architecture
43 * in the cache to confuse things. The prototype Hexagon Virtual Machine
47 * arch/hexagon/mm/cache.c, but let's not wire it up until we know
H A Dkgdb.h3 * arch/hexagon/include/asm/kgdb.h - Hexagon KGDB Support
H A Dvm_mmu.h3 * Hexagon VM page table entry definitions
12 * Shift, mask, and other constants for the Hexagon Virtual Machine
H A Dprocessor.h3 * Process/processor support for the Hexagon architecture
65 /* The following stuff is pretty HEXAGON specific. */
H A Dpgalloc.h3 * Page table support for the Hexagon architecture
58 * Hexagon VM spec has a "monolithic" L1 table for user and kernel
H A Dvdso.h3 * vDSO implementation for Hexagon
H A Dexec.h3 * Process execution related definitions for the Hexagon architecture
H A Dfixmap.h3 * Fixmap support for Hexagon - enough to support highmem features
H A Dtraps.h3 * Trap support for Hexagon
H A Dspinlock_types.h3 * Spinlock support for the Hexagon architecture
H A Dcache.h3 * Cache definitions for the Hexagon architecture
H A Dswitch_to.h3 * Task switching definitions for the Hexagon architecture
/linux/arch/hexagon/
H A DMakefile2 # Makefile for the Hexagon arch
39 KBUILD_CFLAGS += -mllvm -hexagon-cext=false
/linux/arch/hexagon/lib/
H A Dchecksum.c3 * Checksum functions for Hexagon
33 /* optimized HEXAGON V3 intrinsic version */
84 /* optimized HEXAGON intrinsic version, with over read fixed */
/linux/tools/arch/hexagon/include/uapi/asm/
H A Dmman.h5 /* MAP_32BIT is undefined on hexagon, fix it for perf */

12345