Home
last modified time | relevance | path

Searched full:halfword (Results 1 – 25 of 62) sorted by relevance

123

/freebsd/contrib/llvm-project/llvm/include/llvm/ExecutionEngine/JITLink/
H A Daarch32.h68 /// Write immediate value to the lower halfword of the destination register
71 /// Write immediate value to the top halfword of the destination register
92 /// Write immediate value to the lower halfword of the destination register
95 /// Write immediate value to the top halfword of the destination register
98 /// Write PC-relative immediate value to the lower halfword of the destination
102 /// Write PC-relative immediate value to the top halfword of the destination
170 const uint16_t Hi; // First halfword
171 const uint16_t Lo; // Second halfword
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/JITLink/
H A Daarch32.cpp197 /// An instruction at address A encodes bytes A+1, A in the first halfword (Hi), in readAddendData()
198 /// followed by bytes A+3, A+2 in the second halfword (Lo). in readAddendData()
205 support::ulittle16_t &Hi; // First halfword in readAddendData()
206 support::ulittle16_t &Lo; // Second halfword in readAddendData()
219 const support::ulittle16_t &Hi; // First halfword in readAddendArm()
220 const support::ulittle16_t &Lo; // Second halfword in readAddendArm()
/freebsd/contrib/opencsd/decoder/include/i_dec/
H A Dtrc_idec_arminst.h52 For Thumb2, test if a halfword is the first half of a 32-bit instruction,
62 passed in as the high halfword, e.g. xxxx0000.
/freebsd/sys/contrib/device-tree/Bindings/bus/
H A Dintel,ixp4xx-expansion-bus-controller.yaml92 intel,ixp4xx-eb-byte-access-on-halfword:
153 intel,ixp4xx-eb-byte-access-on-halfword = <1>;
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dintel,ixp4xx-expansion-peripheral-props.yaml49 intel,ixp4xx-eb-byte-access-on-halfword:
H A Dintel,ixp4xx-expansion-bus-controller.yaml92 intel,ixp4xx-eb-byte-access-on-halfword = <1>;
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DREADME_P9.txt527 - Load as Integer Byte/Halfword & Zero Indexed: lxsibzx lxsihzx
535 - Store as Integer Byte/Halfword Indexed: stxsibx stxsihx
543 - Load Vector Halfword*8/Byte*16 Indexed: lxvh8x lxvb16x
553 - Store Vector Halfword*8/Byte*16 Indexed: stxvh8x stxvb16x
/freebsd/lib/libc/quad/
H A Dquad.h74 * These are used for shifting, and also below for halfword extraction
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfoZa.td13 // - Zabha (v1.0-rc1) : Byte and Halfword Atomic Memory Operations.
140 // Zabha (Byte and Halfword Atomic Memory Operations)
H A DRISCVSchedule.td36 def WriteAtomicH : SchedWrite; //Atomic memory operation halfword size
/freebsd/sys/libkern/
H A Dquad.h78 * These are used for shifting, and also below for halfword extraction
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMips16InstrInfo.td806 // Purpose: Load Halfword signed (Extended)
807 // To load a halfword from memory as a signed value.
815 // Purpose: Load Halfword unsigned (Extended)
816 // To load a halfword from memory as an unsigned value.
1025 // Purpose: Sign-Extend Halfword
1147 // Purpose: Store Halfword (Extended)
1148 // To store a halfword to memory.
/freebsd/contrib/llvm-project/lld/ELF/
H A DARMErrataFix.cpp44 // xxxxxxffe f7fe // First halfword of branch to target:
46 // xxxxxx002 bfff // Second halfword of branch to target:
107 // We test only the first halfword, looking for op != 0b00.
/freebsd/sys/contrib/device-tree/src/arm/intel/ixp/
H A Dintel-ixp4xx-reference-design.dtsi68 intel,ixp4xx-eb-byte-access-on-halfword = <0>;
H A Dintel-ixp42x-arcom-vulcan.dts56 intel,ixp4xx-eb-byte-access-on-halfword = <1>;
H A Dintel-ixp42x-gateworks-gw2348.dts95 intel,ixp4xx-eb-byte-access-on-halfword = <1>;
H A Dintel-ixp43x-gateworks-gw2358.dts111 intel,ixp4xx-eb-byte-access-on-halfword = <1>;
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrFormats.td40 // is in the high (1) or low (0) word. The other halfword is 0x0000,
42 // halfword is 0xFFFF, and shifts (`AAA' = 111), for which the constant is
480 // If `YS' = 01 (halfword Store):
483 // If `YS' = 00 (halfword load): Rr <- Memory(ea)
/freebsd/sys/fs/msdosfs/
H A Dbpb.h90 * halfword boundaries.
/freebsd/usr.sbin/pciconf/
H A Dpciconf.8347 indicates a halfword (two-byte) operation.
/freebsd/share/man/man4/
H A Dbpf.4874 unsigned halfword (n=2), or unsigned byte (n=1).
909 halfword
/freebsd/sys/contrib/dev/athk/ath10k/
H A Dhw.c681 /* Update ack timeout (lower halfword). */ in ath10k_hw_qca988x_set_coverage_class()
687 /* Update cts timeout (upper halfword). */ in ath10k_hw_qca988x_set_coverage_class()
/freebsd/contrib/llvm-project/lldb/source/Commands/
H A DCommandOptionArgumentTable.cpp124 "h - 2 bytes (halfword)\n" in GDBFormatHelpTextCallback()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZShortenInst.cpp75 // are the halfword immediate loads for the same word. Try to use one of them
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonBitSimplify.cpp1785 bool Low; // Low/High halfword.
1828 // Check if the bits [B..B+16) in register cell RC form a valid halfword,
1946 // If MI stores the upper halfword of a register (potentially obtained via
2074 // If MI produces halfword of the input in the low half of the output,
2079 // Check for halfword in low 16 bits, zeros elsewhere. in genExtractHalf()

123