| /freebsd/sys/contrib/device-tree/Bindings/media/ |
| H A D | rockchip-rga.yaml | 77 <&cru HCLK_RGA>,
|
| /freebsd/sys/contrib/device-tree/include/dt-bindings/clock/ |
| H A D | rk3188-cru-common.h | 126 #define HCLK_RGA 466 macro
|
| H A D | rk3128-cru.h | 137 #define HCLK_RGA 467 macro
|
| H A D | rk3228-cru.h | 136 #define HCLK_RGA 467 macro
|
| H A D | rv1108-cru.h | 154 #define HCLK_RGA 335 macro
|
| H A D | px30-cru.h | 129 #define HCLK_RGA 253 macro
|
| H A D | rk3288-cru.h | 188 #define HCLK_RGA 470 macro
|
| H A D | rk3328-cru.h | 201 #define HCLK_RGA 340 macro
|
| H A D | rk3368-cru.h | 175 #define HCLK_RGA 470 macro
|
| H A D | rockchip,rv1126-cru.h | 281 #define HCLK_RGA 217 macro
|
| H A D | rk3399-cru.h | 325 #define HCLK_RGA 485 macro
|
| H A D | rk3568-cru.h | 307 #define HCLK_RGA 244 macro
|
| /freebsd/sys/dev/clk/rockchip/ |
| H A D | rk3399_cru_dt.h | 308 #define HCLK_RGA 485 macro
|
| H A D | rk3328_cru.c | 248 #define HCLK_RGA 340 macro
505 GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 21, 11),
|
| H A D | rk3288_cru.c | 331 GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 15, 1),
|
| H A D | rk3399_cru.c | 297 GATE(HCLK_RGA, "hclk_rga", "hclk_rga_pre", 16, 10),
|
| H A D | rk3568_cru.c | 1180 GATE(HCLK_RGA, "hclk_rga", "hclk_rga_pre", 23, 5),
|
| /freebsd/sys/contrib/device-tree/Bindings/power/ |
| H A D | rockchip,power-controller.yaml | 217 <&cru HCLK_RGA>;
|
| /freebsd/sys/contrib/device-tree/src/arm/rockchip/ |
| H A D | rk322x.dtsi | 211 <&cru HCLK_RGA>,
702 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA>;
|
| H A D | rk3188.dtsi | 724 <&cru HCLK_RGA>;
|
| H A D | rk3066a.dtsi | 784 <&cru HCLK_RGA>;
|
| H A D | rk3288.dtsi | 789 <&cru HCLK_RGA>,
1021 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
| H A D | rk3399.dtsi | 1101 <&cru HCLK_RGA>;
1426 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
|
| H A D | rk3368.dtsi | 666 <&cru HCLK_RGA>,
|
| H A D | rk356x.dtsi | 620 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru CLK_RGA_CORE>;
|